PowerPoint 프레젠테이션 -...

12 차시

1

7.5 Read-Only Memory (ROM)

permanent binary information is stored no data input line

2

each OR gate has 2k inputs, which are connected to each of the outputs of the decoder

3

programming the ROM : close or open the fuse

0 : open, 1 : connect

4

data at 11110? 5

Combinational Circuit Implementation

internal operation of ROM

• memory unit that contains a fixed pattern of stored words • unit that implements a combinational circuit each output terminal is the output of a Boolean function

)29,....,3,2,0(),,,,( 012347 IIIIIAEx)

6

Example 7.1

Design a combinational circuit that accepts 3-bit number and generates its square number. Use ROM.

7

B0=A0 & B1=0 so need to generate four outputs with the ROM 8 x 4 ROM

8

types of ROMs

mask programming the ROM PROM EPROM EEPROM

9

Combinational PLDs

10

7.6 Programmable Logic Array

similar to the PROM, but with no decoder does not generate all the minterms array of AND gates are programmed to generate any product term of the input variables

11

For what exclusive OR?

F1=AB’+AC+A’BC’ F2=(AC+BC)’

12

tabular form of the fuse map

Inputs (path between inputs and AND gates) 1 : variable is true form 0 : variable is complemented form - : variable is absent

Outputs (path between AND and OR gates) 1 : included in the product term - : open terminal

Then, T? C? 13

size of a PLA

number of inputs, product terms, outputs

Ex) for n inputs, k product terms, m outputs n buffer-inverter gates k AND gates m OR gates m XOR gates 2n x k connections in input—AND array k x m connections in AND—OR array m connections associated with XOR gates

14

Design a digital system with a PLA need PLA programming table

• mask programmable • field programmable • minimize the distinct product terms because of the finite number of AND gates (simplify both true and complement of each function)

15

Ex) Implement the following with a PLA

)7,6,5,0(),,(

)4,2,1,0(),,(

2

1

CBAF

CBAF

Selected combination

'''

)'(

2

1

CBAACABF

BCACABF

find both true and complement of the functions in sum of products

16

17

7.7 Programmable Array Logic

fixed OR array and a programmable AND array not flexible as the PLA product term cannot be shared among OR gates each function is simplified by itself Boolean functions must be simplified to fit into each section

18

19

Ex) Design the following with PAL

)13,12,8,2,1(),,,(

)15,11,10,8,7,6,5,4,3,2,0(),,,(

)15,14,13,12,11,10,9,8,7(),,,(

)13,12,2(),,,(

DCBAz

DCBAy

DCBAx

DCBAw

DCBADACwDCBADACCDBAABCz

DBCDBAy

BCDAx

CDBAABCw

''''''''''''''

'''

''''

PAL programming table

simplify

20

21

Not used AND gates?

22

FPGA & BCD Counter

FPGA ; HBE-COMBO II-DLD

• H/W

FPGA ; HBE-COMBO II-DLD

• H/W

FPGA ; HBE-COMBO II-DLD

• Block Diagram

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• New Project ( Using HBE-COMBO II-DLD)

FPGA ; HBE-COMBO II-DLD

• Device Setting

FPGA ; HBE-COMBO II-DLD

• Device Setting

FPGA ; HBE-COMBO II-DLD

• Device Setting

FPGA ; HBE-COMBO II-DLD

• Device Setting

FPGA ; HBE-COMBO II-DLD

• Setting between FPGA Pin & Code variation

FPGA ; HBE-COMBO II-DLD

• Setting between FPGA Pin & Code variation

• After Setting,

Run Start->

Start Analysis &

Elaboration

FPGA ; HBE-COMBO II-DLD

• Setting between FPGA Pin & Code variation

FPGA ; HBE-COMBO II-DLD

• Setting between FPGA Pin & Code variation

Double click!

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• Run Programmer

FPGA ; HBE-COMBO II-DLD

• HBE-COMBO II-DLD ‘s Pin Map.

• Pin Map data is on eclass.(Excel)

BCD Counter

• BCD Counter (Binary –Coded Decimal) in Binary system

• In computing and electronic systems, binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each decimal digit is represented by a fixed number of bits, usually four or eight

• Ex )

BCD Counter

• BCD Counter (Binary –Coded Decimal)

• Counts from 0 to 9 and then repeats.

• Ex ) 0000 (0) => 0001 (1) => 0010 (2)=> 0011 (3)=> 0100 (4)=> 0101 (5)=> 0110 (6)=> 0111 (7)=> 1000 (8)=> 1001 (9)=> 0000(0) …….

• How can we express a BCD Counter as a circuit?

BCD Counter

• BCD Counter is composed of a JK Flip-flop.

• Ex ) 4bit Hexadecimal Synchronous up counter ( 0x0000~0x1111)

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• JK Flip-Flop’s code

What is this??

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• User Delay Delay is 1ps

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• 4bit Hexadecimal Synchronous up counter ‘s code

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• 4bit Hexadecimal Synchronous up counter testbench‘s code

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• 4bit Hexadecimal Synchronous up counter wave

BCD Counter

• 4bit Hexadecimal Synchronous up counter

• Using this, make a BCD Synchronous up counter.

•