26
8/7/2019 coa-LECTURE-1-3-AUGUST-2009 http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 1/26 IT 209 LECTURE-1 3/8/2009 1 COMPUTER ORGANIZATION & ARCHITECTURE (IT-209)

coa-LECTURE-1-3-AUGUST-2009

Embed Size (px)

Citation preview

Page 1: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 1/26

IT – 209 LECTURE-1 3/8/2009 1

COMPUTER

ORGANIZATION &

ARCHITECTURE (IT-209)

Page 2: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 2/26

2

What is this Course About?

This course is about the structure and design of digital computers. This is commonly called

“computer architecture” – which is instruction setarchitecture + hardware organization.

Page 3: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 3/26

Functions of a Computer

Data Processing

Data Movement (Input/Output)

Together: Input-Process-Output modelData Storage

Control of all these functions

Page 4: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 4/26

Function

All computer functions are: Data processing

Data storage

Data movement

Control

Page 5: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 5/26

Page 6: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 6/26

Functions performed by a Computer

Data Movement Device

Page 7: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 7/26

Functions performed by a Computer

Data Movement Device

Data Storage and

Retrieval

Page 8: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 8/26

Functions performed by a Computer

Data Movement Device

Data Storage and

RetrievalData Processing From/To storage

Page 9: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 9/26

Functions performed by a Computer

Data Movement Device

Data Storage and

RetrievalData Processing From/To storage From Storage to I/O From I/O to Storage

Page 10: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 10/26

Hardware Components

Page 11: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 11/26

Functional Components

Von Neumann Architecture

 

Input Output

Central Processing Unit (CPU)

Memory

Control

UnitArithmetic

Logic Unit

Registers

Page 12: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 12/26

Structure - Top Level

Computer 

MainMemory

Input

Output

Systems

Interconnection

Peripherals

Communication

lines

CentralProcessing

Unit

Computer 

Page 13: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 13/26

Structure - The CPU

Computer  Arithmeticand

Login Unit

Control

Unit

Internal CPU

Interconnection

Registers

CPU

I/O

Memory

System

Bus

CPU

Page 14: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 14/26

Structure - The Control Unit

CPU

Control

Memory

Control Unit

Registers and

Decoders

Sequencing

Login

Control

Unit

ALU

Registers

Internal

Bus

Control Unit

Page 15: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 15/26

Converting Source intoExecutable Files

COPYRIGHT 1998 MORGAN KAUFMANN PUBLISHERS, INC. ALL RIGHTS RESERVED

Page 16: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 16/26

Anatomy of an Object File

Size and position

of other pieces.

Machine Code

Binary Data

Representation.

References that must change

if the program is moved

in memory.

Associate addresses

with external label.

Unresolved references.

Compilation information

to allow mapping of 

addresses to source code.

Page 17: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 17/26

 The Concept of a Computer

Application software

Programs user 

writes and runs

Hardware

Systems software

Operating system

compiler assembler 

User 

Page 18: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 18/26

Execution Cycle

Instruction

Fetch

Instruction

Decode

Operand Fetch

Execute

Result Store

Next 

Instruction

Obtain instruction from program storage

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage for later use

Determine successor instruction

Page 19: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 19/26

Instruction Set Architecture(ISA)

A set of assembly language instructions (ISA) provides alink between software and hardware.

Given an instruction set, software programmers andhardware engineers work more or less independently.

ISA is designed to extract the most performance out of 

the available hardware technology.

       I     n     s 

       t      r     u      c 

t        i     o 

     n

     s      e 

       t 

Software Hardware

Application

software

Hardware

Systems software

Page 20: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 20/26

ISA

Defines registers

Defines data transfer modes betweenregisters, memory and I/O

 Types of ISA: RISC, CISC, VLIW, SuperscalarExamples: IBM370/X86/Pentium/K6 (CISC) PowerPC (Superscalar) Alpha (Superscalar) MIPS (RISC and Superscalar) Sparc (RISC), UltraSparc (Superscalar)

Page 21: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 21/26

Architecture & Organization

Architecture is those attributes visible to theprogrammer

Instruction set, number of bits used for datarepresentation, I/O mechanisms, addressingtechniques.

e.g. Is there a multiply instruction?

Organization is how features are implemented

Control signals, interfaces, memorytechnology.

e.g. Is there a hardware multiply unit or is itdone by repeated addition?

Page 22: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 22/26

Page 23: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 23/26

Computer Organization

Organization: Physical details that aretransparent to a programmer, such as Hardware implementation of an

instruction Control signals

Memory technology used

.

Page 24: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 24/26

Computer Architecture ….

Instruction Set Architecture

Pipelining, Hazard Resolution,Superscalar, Reordering,Prediction, Speculation,

Vector, DSP

Addressing,Protection,Exception Handling

L1 Cache

L2 Cache

DRAM

Disks, WORM, Tape

Coherence,Bandwidth,Latency

Emerging TechnologiesInterleavingBus protocols

RAID

VLSI

Input/Output and Storage

Memory

Hierarchy

Pipelining and Instruction

Level Parallelism

Page 25: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 25/26

Understanding the design techniques, machine structures, technology factors, evaluationmethods that will determine the form of computers in 21st Century

Technology ProgrammingLanguages

OperatingSystems History 

Applications

Interface Design(ISA)

Measurement &Evaluation

Parallelism

Computer Architecture:• Instruction Set Design• Organization

• Hardware

Page 26: coa-LECTURE-1-3-AUGUST-2009

8/7/2019 coa-LECTURE-1-3-AUGUST-2009

http://slidepdf.com/reader/full/coa-lecture-1-3-august-2009 26/26

Computer EngineeringMethodology

Evaluate ExistingEvaluate Existing

Systems for Systems for 

BottlenecksBottlenecks

Simulate NewSimulate NewDesigns andDesigns and

OrganizationsOrganizations

Implement NextImplement Next

Generation SystemGeneration System

Technology

Trends

Benchmarks

Workloads

Implementation

Complexity