HT32 TechnicalTraining Peripherals 2019 - Holtek · Holtek Semiconductor Inc. HT32 Training Course 16 VDD = 3.3V @ 72MHz, T A = 25 °C Mode Status Typ. Run 1 CM3 on, All Peripherals

1

Holtek 32-Bit MCU

HT32Peripherals

32位元產品應用開發處應用一部

Michael

Holtek Semiconductor Inc.

HT

32

Tra

inin

g C

ou

rse

2

HT32 Family


HT

32

Tra

inin

g C

ou

rse

3

HT32 Roadmap


HT

32

Tra

inin

g C

ou

rse

4

HT32 Functions


HT

32

Tra

inin

g C

ou

rse

HT32F5 Series

(M0+)


HT

32

Tra

inin

g C

ou

rse

6

HT32 Series MCU (IV)

• HT32F52352• HT32F52342• HT32F52341• HT32F52331• HT32F52241• HT32F52231• HT32F52230• HT32F52220


HT

32

Tra

inin

g C

ou

rse

7

Feature List – 52342/52


HT

32

Tra

inin

g C

ou

rse

8

Power Saving Mode – 52342/52


HT

32

Tra

inin

g C

ou

rse

9

HT32F52342/52 Peripherals

Property Peripheral Name

System FMC, PWRCU, CKCU, RSTCU, PDMA

IO GPIO, AFIO, EXTI

Functional ADC, OPA/CMP, I2S, CRC

Timers SCTM*, BFTM, GPTM, MCTM, RTC, WDT

Communication I2C, SPI, USART, UART, USB, SCI, EBI

* HT32 M0+ new peripheral


HT

32

Tra

inin

g C

ou

rse

HT32F1 Series

(M3)


HT

32

Tra

inin

g C

ou

rse

11

HT32 Series MCU (III)

• HT32F1656• HT32F1655• HT32F1654• HT32F1653


HT

32

Tra

inin

g C

ou

rse

12

Feature List – 1655/56


HT

32

Tra

inin

g C

ou

rse

13

HT32F1655/56 : Feature -1Function Spec/Number Description

CPU Core Cortex-M3 r2p0JTAG / Serial Wire Debug, MPUOptimal blend of 16 / 32-bitinstructions

Operating Voltage 2.7V ~ 3.6V

System Clock 72MHz Max. generated from HSE / HSI by PLL

Flash 128K / 256K Bytes 1655 : 128KB 1656 : 256KB

SRAM 32K Bytes

Oscillators

High-SpeedExternalHigh-Speed Internal RCLow-Speed ExternalLow-Speed Internal RC

HSE : 4MHz ~ 16MHz (Clock Stop Detection )HSI : 8MHz ± 5% @ -40°C ~ +85°CLSE : 32.768KHzLSI : 32KHz ± 10% @ 25°C

PDMA 1 8 channels

USB 1 USB 2.0 Full Speed Device

SCI 1 ISO-7816-3 Smart Card Interface

EBI 1 36MB/s High Speed Bus with programmable timing and interfaces to support a wide range of devices such as SRAM / NOR / LCD

I 2S 1 Audio Interface, Master or Slave mode, Mono or Stereo

CRC 1CCITT CRC-16 and Ethernet (IEEE-802.3) CRC-32Support PDMA to complete CRC computation for a block of memory


HT

32

Tra

inin

g C

ou

rse

14

Function Spec/Number Description

Basic Function Timer(BFTM)

2– 32-bit compare counter– One shot / Repetitive interrupt mode

General Purpose Timer(GPTM)

2

– Input capture – Output compare– PWM generation (Edge and Center-aligned mode)– Single Pulse Mode output– QEI & Hall sensor interface

Motor Control Timer(MCTM)

2

Similar to GPTM but with extra motor functions:– Complementary outputs with programmable dead time insertion– Programmable polarity– Programmable idle state– Break protection– Supports 3-phase motor control

USART 2Supports SPI Master Mode, up to 9 MHzWith FIFO, Baud Rate up to 4.5 Mbps

UART 2 With FIFO, Baud Rate up to 4.5 Mbps

SPI 2 Master Up to 36 MHz / Slave Up to 18 MHz

I 2C 2 Master / Slave Standard / Fast mode (100 / 400 KHz)

ADC 12-bit × 16 channels Max. 1 Msps with 12-bit SAR ADC

Op Amp / Comparator 2

RTC 1

Watchdog 1

HT32F1655/56 : Feature -2


HT

32

Tra

inin

g C

ou

rse

15

Function Spec/Number Description

LVD √ 8 levels : 2.7V ~ 3.5V, 0.1V per level

BOD √ 2.6V

POR √ Power On Reset : 1.36V

Internal LDO 1VIN = 2.7V ~ 3.6VNormal mode: VOUT = 1.8V / 200mALow-power mode: VOUT = 1.8V / 100mA

Operating ModeRun, Sleep, Power-downDeep Sleep Mode1, 2

Run : Typ. 74mA @ VDD = 3.3VDeep Sleep 2 :Typ. 22mA @ VDD = 3.3V

Backup Registers 32-bit×10 General data storage in Backup Domain

ESD / Latch UpESD HBM : 4KVESD MM : 300VLatch up : ±400mA

HBM : Human Body ModeMM : Machine Mode

Operating Temperature -40°C ~ +85°C

I/O Ports 35 / 49 / 80Max. Port A ~ E [15:0] ;Can be configured with alternative functions (AFIO)

Package 48QFN48 / 64 / 100LQFP

HT32F1655/56 : Feature -3


HT

32

Tra

inin

g C

ou

rse

16

VDD = 3.3V @ 72MHz, TA = 25°C

Mode Status Typ.

Run 1 CM3 on, All Peripherals on 74mA

Run 2 CM3 on, All Peripherals off 32mA

Sleep 1 CM3 off, All Peripherals on 55mA

Sleep 2 CM3 off, All Peripherals off 10mA

Deep Sleep 1 RTC on, 1.8V LDO on 65µA

Deep Sleep 2 RTC on, 1.8V LDO off , DMOS on 22µA

Power Down 1(Power Supply)

RTC off, 1.8V LDO off, VDD33 = VBAT = 3.3V

3µA

Power Down 2(Battery Supply)

RTC off, 1.8V LDO off, VDD33 not present, VBAT = 3.3V

2.7µA

HT32F1655/56 : Power Saving Mode


HT

32

Tra

inin

g C

ou

rse

17

HT32F1655/56 Peripherals

Property Peripheral Name

System FMC, PWRCU, CKCU, RSTCU, PDMA

IO GPIO, AFIO, EXTI

Functional ADC, OPA/CMP, I2S, CRC

Timers BFTM, GPTM, MCTM, RTC, WDT

Communication I2C, SPI, USART, UART, USB, SCI, EBI


HT

32

Tra

inin

g C

ou

rse

Flash Memory Controller

(FMC)


HT

32

Tra

inin

g C

ou

rse

19

FMC - Block Diagram


HT

32

Tra

inin

g C

ou

rse

20

FMC - Features


HT

32

Tra

inin

g C

ou

rse

21

FMC - Memory Map


HT

32

Tra

inin

g C

ou

rse

22

FMC - Memory Architecture


HT

32

Tra

inin

g C

ou

rse

23

FMC - Booting Modes


HT

32

Tra

inin

g C

ou

rse

24

FMC - Wait State


HT

32

Tra

inin

g C

ou

rse

Power Control Unit

(PWRCU)


HT

32

Tra

inin

g C

ou

rse

26

PWRCU - Block Diagram


HT

32

Tra

inin

g C

ou

rse

27

PWRCU - Features


HT

32

Tra

inin

g C

ou

rse

28

PWRCU – Operation Modes


HT

32

Tra

inin

g C

ou

rse

29

PWRCU - Power Saving Modes

System Control Register (SCR [2])

Backup Domain Control Register

(BAKCR [3])

Backup Domain Control Register

(BAKCR [7])


HT

32

Tra

inin

g C

ou

rse

Clock Control Unit

(CKCU)


HT

32

Tra

inin

g C

ou

rse

31

CKCU - Block Diagram (1/4)


HT

32

Tra

inin

g C

ou

rse

32


• System clock (CK_SYS) sources from HSI, HSE or PLL and up to 144 MHz.

• HSE Clock Monitor.


HT

32

Tra

inin

g C

ou

rse

33


• Watchdog Timer (CK_WDT) and Real Time Clock (CK_RTC) use either LSI or LSE as clock source.


HT

32

Tra

inin

g C

ou

rse

34



HT

32

Tra

inin

g C

ou

rse

35

CKCU - Features


HT

32

Tra

inin

g C

ou

rse

Reset Control Unit

(RSTCU)


HT

32

Tra

inin

g C

ou

rse

37

RSTCU - Block Diagram

• Three kinds of reset, power on reset, system reset and APB unit reset.


HT

32

Tra

inin

g C

ou

rse

Peripheral Direct Memory

Access

(PDMA)


HT

32

Tra

inin

g C

ou

rse

39

PDMA - Features


HT

32

Tra

inin

g C

ou

rse

40

PDMA – Request


HT

32

Tra

inin

g C

ou

rse

41

PDMA – Channel


HT

32

Tra

inin

g C

ou

rse

General Purpose I/O

(GPIO)


HT

32

Tra

inin

g C

ou

rse

43

GPIO - Features


HT

32

Tra

inin

g C

ou

rse

44

GPIO - Default Pin Configuration


HT

32

Tra

inin

g C

ou

rse

Alternate Function

I/O Control Unit

(AFIO)


HT

32

Tra

inin

g C

ou

rse

46

AFIO - Features (1/2)


HT

32

Tra

inin

g C

ou

rse

47

AFIO - Features (2/2)

～～


HT

32

Tra

inin

g C

ou

rse

48

AFIO - 100LQFP Pin Assignment


HT

32

Tra

inin

g C

ou

rse

External Interrupt/

Event Controller

(EXTI)


HT

32

Tra

inin

g C

ou

rse

50

EXTI - Block Diagram


HT

32

Tra

inin

g C

ou

rse

51

EXTI - Features


HT

32

Tra

inin

g C

ou

rse

Analog to Digital Converter

(ADC)


HT

32

Tra

inin

g C

ou

rse

53

ADC - Block Diagram


HT

32

Tra

inin

g C

ou

rse

54

ADC - Features


HT

32

Tra

inin

g C

ou

rse

Operational Amplifier/

Comparator

(OPA/CMP)


HT

32

Tra

inin

g C

ou

rse

56

OPA/CMP - Features


HT

32

Tra

inin

g C

ou

rse

Inter-IC Sound

(I2S)


HT

32

Tra

inin

g C

ou

rse

58

I2S - Features


HT

32

Tra

inin

g C

ou

rse

Cyclic Redundancy Check

(CRC)


HT

32

Tra

inin

g C

ou

rse

60

CRC - Features


HT

32

Tra

inin

g C

ou

rse

Basic Function Timer

(BFTM)


HT

32

Tra

inin

g C

ou

rse

62

BFTM - Features


HT

32

Tra

inin

g C

ou

rse

General-Purpose Timer

(GPTM)


HT

32

Tra

inin

g C

ou

rse

64

GPTM - Block Diagram


HT

32

Tra

inin

g C

ou

rse

65

GPTM - Features


HT

32

Tra

inin

g C

ou

rse

Motor Control Timer

(MCTM)


HT

32

Tra

inin

g C

ou

rse

67

MCTM - Block Diagram


HT

32

Tra

inin

g C

ou

rse

68

MCTM - Features


HT

32

Tra

inin

g C

ou

rse

Real Time Clock

(RTC)


HT

32

Tra

inin

g C

ou

rse

70

RTC - Features


HT

32

Tra

inin

g C

ou

rse

Watchdog Timer

(WDT)


HT

32

Tra

inin

g C

ou

rse

72

WDT - Features


HT

32

Tra

inin

g C

ou

rse

Communication

Peripherals


HT

32

Tra

inin

g C

ou

rse

74

Communication (1/3)• Inter-integrated Circuit (I2C) x 2

– Master and Slave mode– 100 KHz, 400 KHz, 1 MHz– 7-bit and 10-bit addressing mode

• Serial Peripheral Interface (SPI) x 2– Master and Slave mode– Slave : 24 MHz– Master : 36 MHz– FIFO : 8 levels

• Universal Synchronous Asynchronous Receiver Transmitter (USART) x 2– RS232 / RS485 / IrDA / SPI Master– Hardware flow control– 4.5 MHz– FIFO: 16 levels


HT

32

Tra

inin

g C

ou

rse

75

Communication (2/3)

• Universal Asynchronous Receiver Transmitter (UART) x 2– RS232– 4.5 MHz– FIFO: 16 levels

• Universal Serial Bus Device Controller (USB)– USB 2.0 Full Speed (12 Mbps)– 1 control endpoint (EP0)– 3 single-buffered endpoint (EP1~EP3)

• Bulk / Interrupt transfer– 4 double-buffered endpoint (EP4~EP7)

• Bulk / Interrupt / Isochronous transfer– 1024 bytes EP-SRAM


HT

32

Tra

inin

g C

ou

rse

76

Communication (3/3)

• Smart Card Interface (SCI)– Supports ISO 7816-3 standard

• Extend Bus Interface (EBI)– SRAM– ROM– NOR Flash– 8-/16-bit parallel bus CPU interface


HT

32

Tra

inin

g C

ou

rse

Thanks


HT

32

Tra

inin

g C

ou

rse

Appendices


HT

32

Tra

inin

g C

ou

rse

79

New Naming Rules• Extended form 4 to 5 digits


HT

32

Tra

inin

g C

ou

rse

80

Naming Rules• 4 digits


HT

32

Tra

inin

g C

ou

rse

81

Power Saving Mode – 52231/41


HT

32

Tra

inin

g C

ou

rse

82

Selection Table – M0+ Series


HT

32

Tra

inin

g C

ou

rse

83

Selection Table – M3 Series

Documents

HT32 TechnicalTraining Peripherals 2019 - Holtek · Holtek Semiconductor Inc. HT32 Training Course 16 VDD = 3.3V @ 72MHz, T A = 25 °C Mode Status Typ. Run 1 CM3 on, All Peripherals