Giao Trinh KTMT Profed (100108)

  • Upload
    chienql

  • View
    4.981

  • Download
    2

Embed Size (px)

Citation preview

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

TNG QUAN V MN HC 1. Mc tiu mn hcSau khi hon thnh module ny, ngi hc c kh nng: Gii thch c cch thc lu tr v x l thng tin bn trong my tnh. c v gii thch c cc thng s k thut trn cc thit b phn cng. La chn c cc thit b lp hon chnh my tnh ph hp yu cu s dng. Phn tch c cu to, nguyn l hot ng ca cc thnh phn chnh to nn mt my tnh (BUS, CPU, H thng nh, h thng vo ra) Thit k c s , m hnh cu to hon chnh mt my tnh n gin c y cc khi chc nng c bn. Tng tnh ch ng trong vic nghin cu, t chc thc hin. Module ny s gip ngi hc pht trin cc nng lc: Phn tch, t vn, thit k mc 1

2. Ni dung mn hcBi 1: Gii thiu chung v Kin trc my tnh 1.1. Cu to c bn v hot ng ca my tnh 1.2. Lch s pht trin ca my tnh 1.3. Phn loi my tnh 1.4. Biu din thng tin trong my tnh Bi 2: Cc phn t logic c bn v mch logic t hp 2.1. Cc phn t logic c bn 2.2. Mch logic t hp 2.2.1. Mch cng 2.2.2. Mch tr 2.2.3. Mch so snh 2.2.4. Mch m ho v gii m 2.2.5. Mch dn knh v phn knh Bi 3: Cc thnh phn c bn ca mt my tnh 3.1. Mainboard 3.2. CPU 3.3. B nh trong

2/24/2011

5

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

3.4. Cc thit b lu tr 3.5. Cc thit b vo/ra 3.6. Tnh tng thch gia cc thnh phn Bi 4: Thc hnh: c cc thng s k thut trn cc thit b phn cng Bi 5: Thc hnh: Lp t phn cng my tnh Bi 6: B nh bn dn 6.1. Cc phn t nh c bn 6.2. Phn loi b nh bn dn 6.3. B nh ROM 6.4. B nh RAM Bi 7: B nh c bit 7.1. B nh CACHE 7.2. B nh o Bi 8: B nh t 8.1. Phng php lu tr t tnh 8.2. a t v a t Bi 9: B nh quang 9.1. Phng php lu tr quang 9.2. a quang v a quang Bi 10: Thc hnh Phn tch cu to bn trong ca b nh v cc a Bi 11: Cu to chung b Vi x l 11.1. Lch s pht trin ca b vi x l 11.2. Cu trc b vi x l 8086

2/24/2011

6

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 12: Tp thanh ghi ca b vi x l 8086 Bi 13: Tp lnh ca b vi x l 8086 Bi 14: Thc hnh: S dng DEBUG Bi 15: Cc kin trc b Vi x l khc 15.1. Kin trc b vi x l RISC 15.2. Kin trc b vi x l VLIW Bi 16: Thc hnh S dng PCSpim cho h vi x l RISC Bi 17: Kin trc c bn ca h thng vo ra 17.1. Cc dng tn hiu 17.2. Cc kin trc BUS vo ra 17.3. H thng cc cng vo ra 17.4. Cc phng php trao i tin Bi 18: Cc thit b vo c bn 18.1. Bn phm 18.2. Chut 18.3. Scanner Bi 19: Cc thit b ra c bn 19.1. Mn hnh 19.2. My in Bi 20: Thc hnh Phn tch cu to ca bn phm, chut. Thit k m hnh Bi 21: Thc hnh Phn tch cu to ca mn hnh, my in. Thit k m hnh

2/24/2011

7

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

3. Phng php hc tp- Da vo khung chng trnh xy dng, ging vin hng dn sinh vin nghin cu cc ni dung lin quan trong tng bi hc. Mt s ni dung ging vin cn ging gii k lng cho sinh vin. Thng qua s hng dn ca ging vin, sinh vin cn suy ngh c lp v phn tch vn gp phi, sau tho lun trc lp. Trong thi gian tho lun, ging vin c th chia lp thnh cc nhm. Vic tho lun trc lp c thc hin vi cc thnh vin (do nhm chn ra) vi s nh hng ca ging vin - Sinh vin cn ch ng t cu hi v nhng vn m mnh cn cha hiu r hoc nhng vn khc ang quan tm c lin quan n bi hc. Nhng cu hi do sinh vin t ra c th c thnh vin khc trong lp gii p, song ch yu vn l s gii p hoc kt lun ca thy. - Ging vin a ra mt ti liu tham kho chnh sinh vin khng b phn tn. Sinh vin da ch yu ti liu ny. Song, c th vn ang nghin cu khng c trong ti liu ny, sinh vin cn phi tham kho mt s ti liu khc (ging vin hng dn). - Sinh vin cn phi c kin phn hi cho ging vin v ni dung, phng php dy-hc, cc ngun hc liu, cc thit b, dng c thc hnh,... T , ging vin c hng iu chnh cho cc bi hc sau.

4. Ngun hc liu4.1. Sch gio khoa, gio trnh, my tnh, Projector, vt mu. 4.2. Ti liu tham kho *[1] Computer Architecture and Organization *[2] Nguyn Nam Trung. "Cu trc my vi tnh v cc thit b ngoi vi". NXB Khoa hc v k thut 1996. [3] Hennessy. "Fundamentals of Computer Design" (E-book) [4] Parhami. "Computer Architecture". UCSB - 2006 (Ebook) [5] http://ocw.mit.edu/OcwWeb/Electrical-Engineering-and-Computer-Science/6823Fall-2005/LectureNotes/index.htm [6] http://ebook.moet.gov.vn/?page=1.3&view=507 [7] Trn Quang Vinh. "Cu trc My vi tnh". NXB Gio dc - 1998

2/24/2011

8

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

BI 1: GII THIU CHUNG V KIN TRC MY TNH Cu to c bn v hot ng ca my tnh Lch s pht trin ca my tnh Phn loi my tnh Biu din thng tin trong my tnh

1.1. Cu to c bn v hot ng ca my tnhMy tnh (Computer) l thit b in t thc hin cc cng vic sau: Nhn thng tin vo, X l thng tin theo dy cc lnh c nh sn bn trong, a thng tin ra. Dy cc lnh nm trong b nh yu cu my tnh thc hin cng vic c th gi l chng trnh (program) ==> My tnh hot ng theo chng trnh.

1.1.1. Cu to chung ca h thng my tnh

Mt h thng my tnh c bn gm c cc thnh phn chnh sau:

1/ B x l (Processor):+ Chc nng: iu khin hot ng ca my tnh X l d liu + Nguyn tc hot ng c bn:2/24/2011 9

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

CPU hot ng theo chng trnh nm trong b nh chnh. + Thnh phn

n v iu khin (Control Unit - CU): iu khin hot ng ca my tnh theo chng trnh nh sn. n v s hc v logic (Arithmetic and Logic Unit - ALU): thc hin cc php ton s hc v cc php ton logic trn cc d liu c th. Tp thanh ghi (Register File - RF): lu gi cc thng tin tm thi phc v cho hot ng ca CPU. n v ni ghp bus (Bus Interface Unit - BIU) kt ni v trao i thng tin gia bus bn trong

(internal bus) v bus bn ngoi (external bus).

+ Tc ca b x l Tc ca b x l: S lnh c thc hin trong 1 giy MIPS (Millions of Instructions per Second) Tn s xung nhp ca b x l: B x l hot ng theo mt xung nhp (Clock) c tn s xc nh T c c a b x l c nh gi gin ti p thng qua t n s c a xung nh p

2/ B nh (Memory): Lu tr d liu. Bao gm:- B nh trong: + Ch c nng v c i m: Ch a cc thng tin m CPU c th trao i tr c ti p

2/24/2011

10

COMPUTER ARCHITECTURE T c r t nhanh Dung l ng khng l n

Faculty of Informatic Technology

S d ng b nh bn d n: ROM v RAM

+ Cc lo i b nh trong: * B nh chnh (Main Memory): Cha cc d liu, chng trnh trong qu trnh my tnh lm vic. ROM (Read Only Memory) - B nh ch c: Cha chng trnh c lp trnh sn phc v cho vic iu khin vo ra c s (BIOS - Basic Input/Output System) RAM (Random Access Memory) - B nh truy cp ngu nhin: Cha cc chng trnh v d liu c np vo trong qu trnh thc hinCh a cc chng trnh v d li u ang c CPU s d ng. T ch c thnh cc ngn nh c nh a ch . Ngn nh th ng c t ch c theo byte.

N i dung c a ngn nh c th thay i, song a ch v t l c a ngn nh lun c nh.

Ni dung 01010000 10010001 00101101 00111000 01010100 11010101 01101100 00111010 11010000 00010001 00111111 01111010 11010100 11011101 01000100 10101010

a ch 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111

* B m nhanh (Cache Memory): Cha cc d liu, chng trnh trong qu trnh my tnh lm vic. B nh c tc nhanh c t m gia CPU v b nh chnh nhm tng tc CPU truy cp b nh Dung lng nh hn b nh chnh Tc nhanh hn Cache thng c chia thnh mt s mc Cache c th c tch hp trn chip vi x l.

Cache c th c hoc khng

2/24/2011

11

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- B nh ngoi (Auxiliary Storage): Lu tr d liu, chng trnh ngay c khi my khng hot ng nh cc a t (a mm, a cng), a quang (CD, DVD), cc a Flash + Ch c nng v c i m Lu gi ti nguyn ph n m m c a my tnh c k t n i v i h th ng d i d ng cc thi t b vo-ra Dung l ng l n T c ch m

+ Cc lo i b nh ngoi

B nh t : a c ng, a m m B nh quang: a CD, DVD B nh bn d n: Flash disk, memory card

3/ Thit b vo ra:- Ch c nng: Trao i thng tin gi a my tnh v i th gi i bn ngoi. - Cc thao tc c b n:+ Vo d li u (Input) + Ra d li u (Output)

- Cc thnh ph n chnh:+ Cc thi t b ngo i vi (Peripheral Devices) + Cc m-un vo-ra (IO Modules) - C u trc c b n c a h th ng vo ra

2/24/2011

12

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

4/ BUS: Ghp ni cc thnh phn khc nhau trong h thng Gm:- Data BUS: Vn chuyn cc tn hiu d liu trao i gia cc thnh phn - Address BUS: Vn chuyn cc tn hiu xc nh a ch ca mt thnh phn hoc v tr ca khi nh trong b nh - Control BUS: Vn chuyn cc tn hiu iu khin t Processor hoc cc tn hiu yu cu t cc thnh phn khc

1.1.2. Hot ng ca my tnh 1. Thc hin chng trnh- L ho t ng c b n c a my tnh - My tnh l p i l p l i hai b c:+ Nh n l nh:

B t u m i chu trnh l nh, CPU nh n l nh t b nh chnh. B m chng trnh PC (Program Counter) c a CPU gi a ch c a l nh s c nh n. CPU nh n l nh t ngn nh c tr b i PC. L nh c n p vo thanh ghi l nh IR (Instruction Register). Sau khi l nh c nh n vo, n i dung PC t ng tng tr sang l nh k ti p.

+ Th c hi n l nh

B x l gi i m l nh c nh n v pht tn hi u i u khi n th c hi n thao tc m l nh yu c u. Cc ki u thao tc c a l nh:Trao i d li u gi a CPU v b nh chnh Trao i d li u gi a CPU v m-un vo-ra X l d li u: th c hi n cc php ton s h c ho c php ton logic v i cc d li u. i u khi n r nhnh K t h p cc thao tc trn.

- Th c hi n chng trnh b d ng n u th c hi n l nh b l i ho c g p l nh d ng.

2. Ngt (Interrupt)

2/24/2011

13

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Khi nim chung v ngt: Ngt l c ch cho php CPU tm dng chng trnh ang thc hin chuyn sang thc hin mt chng trnh khc, gi l chng trnh con phc v ngt. - Cc loi ngt: + Ngt do li khi thc hin chng trnh, v d: trn s, chia cho 0. + Ngt do li phn cng, v d li b nh RAM. + Ngt do m-un vo-ra pht tn hiu ngt n CPU yu cu trao i d liu. - Hot ng ngt + Sau khi hon thnh mi mt lnh, b x l kim tra tn hiu ngt + Nu khng c ngt => b x l nhn lnh tip theo ca chng trnh hin ti + Nu c tn hiu ngt: Tm dng chng trnh ang thc hin Ct ng cnh (cc thng tin lin quan n chng trnh b ngt) Thit lp PC tr n chng trnh con phc v ngt Chuyn sang thc hin chng trnh con phc v ngt Cui chng trnh con phc v ngt, khi phc ng cnh v tip tc chng trnh ang b tm dng - X l vi nhiu tn hiu yu cu ngt + X l ngt tun t Khi mt ngt ang c thc hin, cc ngt khc s b cm. B x l s b qua cc ngt tip theo trong khi ang x l mt ngt Cc ngt vn ang i v c kim tra sau khi ngt u tin c x l xong

2/24/2011

14

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Cc ngt c thc hin tun t + X l ngt u tin Cc ngt c nh ngha mc u tin khc nhau Ngt c mc u tin thp hn c th b ngt bi ngt u tin cao hn => xy ra ngt lng nhau

3. Hot ng vo-ra- Hot ng vo-ra: l hot ng trao i d liu gia thit b ngoi vi vi cc thnh phn bn trong my tnh. - Cc kiu hot ng vo-ra: + CPU trao i d liu vi m-un vo-ra + Module vo-ra trao i d liu trc tip vi b nh chnh (DMA).

1.2. Lch s pht trin ca my tnh 1.2.1. Th h th nht: My tnh dng n in t chn khng (1946-1955)- ENIAC (Electronic Numerical Intergator And Computer)+ My tnh in t u tin

+ D n ca B Quc phng M + Do John Mauchly v John Presper Eckert, i hc Pennsylvania thit k. + Bt u t nm 1943, hon thnh nm 1946

- My tnh von Neumann + l my tnh IAS: Princeton Institute for Advanced Studies c bt u t 1947, hon thnh1952 Do John von Neumann thit k c xy dng theo tng chng trnh c lu tr (storedprogram concept) ca von Neumann/Turing (1945) + c im chnh ca my tnh IAS Bao gm cc thnh phn: n v iu khin, n v s hc v logic (ALU), b nh chnh v cc thit b vo-ra. B nh chnh cha chng trnh v d liu

2/24/2011

15

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

B nh chnh c nh a ch theo tng ngn nh, khng ph thuc vo ni dung ca n. ALU thc hin cc php ton vi s nh phn n v iu khin nhn lnh t b nh, gii m v thc hin lnh mt cch tun t. n v iu khin iu khin hot ng ca cc thit b vo-ra Tr thnh m hnh c bn ca my tnh - Cc my tnh thng mi ra i + 1947 - Eckert-Mauchly Computer Corporation + UNIVAC I (Universal Automatic Computer) + 1950s - UNIVAC II

Nhanh hn B nh ln hn

- Hng IBM (International Business Machine) + 1953 - IBM 701

My tnh lu tr chng trnh u tin ca IBM S dng cho tnh ton khoa hc Cc ng dng thng mi

+ 1955 IBM 702

1.2.2. Th h th hai: My tnh dng transistor (1956-1965)- My tnh PDP-1 ca DEC (Digital Equipment Corporation) my tnh mini u tin - IBM 7000 - Hng trm nghn php cng trong mt giy. - Cc ngn ng lp trnh bc cao ra i.

1.2.3. Th h th ba: My tnh dng vi mch SSI, MSI v LSI (1966-1980)- Vi mch (Integrated Circuit - IC): nhiu transistor v cc phn t khc c tch hp trn mt chip bn dn. + SSI (Small Scale Integration) + MSI (Medium Scale Integration) + LSI (Large Scale Integration) - Siu my tnh xut hin: CRAY-1, VAX

2/24/2011

16

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- B vi x l (microprocessor) ra i: B vi x l u tin, Intel 4004 (1971).

1.2.4. Th h th t: My tnh dng vi mch VLSI (1981 - nay)- Cc sn phm chnh ca cng ngh VLSI: + B vi x l (Microprocessor): CPU c ch to trn mt chip. + Vi mch iu khin tng hp (Chipset): mt hoc mt vi vi mch thc hin c nhiu chc nng iu khin v ni ghp. + B nh bn dn (Semiconductor Memory): ROM, RAM + Cc b vi iu khin (Microcontroller): my tnh chuyn dng c ch to trn 1 chip. - Xut hin my vi tnh IBM - PC vi h iu hnh DOS

1.2.5. My tnh trong tng lai:Vic chuyn t th h th t sang th h th 5 cn cha r rng. Ngi Nht v ang i tin phong trong cc chng trnh nghin cu cho ra i th h th 5 ca my tnh, th h ca nhng my tnh thng minh, da trn cc ngn ng tr tu nhn to nh LISP v PROLOG,... v nhng giao din ngi - my thng minh. n thi im ny, cc nghin cu cho ra cc sn phm bc u v gn y nht (2004) l s ra mt sn phm ngi my thng minh gn ging vi con ngi nht: ASIMO (Advanced Step Innovative Mobility: Bc chn tin tin ca i mi v chuyn ng). Vi hng trm nghn my mc in t ti tn t trong c th, ASIMO c th ln/xung cu thang mt cch uyn chuyn, nhn din ngi, cc c ch hnh ng, ging ni v p ng mt s mnh lnh ca con ngi. Thm ch, n c th bt chc c ng, gi tn ngi v cung cp thng tin ngay sau khi bn hi, rt gn gi v thn thin. Hin nay c nhiu cng ty, vin nghin cu ca Nht thu Asimo tip khch v hng dn khch tham quan nh: Vin Bo tng Khoa hc nng lng v i mi quc gia, hng IBM Nht Bn, Cng ty in lc Tokyo. Hng Honda bt u nghin cu ASIMO t nm 1986 da vo nguyn l chuyn ng bng hai chn. Cho ti nay, hng ch to c 50 robot ASIMO.

1.3. Phn loi my tnh 1. Cc siu my tnh (Super Computer):L cc my tnh t tin nht v tnh nng k thut nht. Gi bn mt siu my tnh t vi triu USD. siu my tnh thng l cc my tnh vect hay cc cao Cc

2/24/2011

17

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

my tnh dng k thut v hng v c thit k tnh ton khoa hc, m phng cc hin tng. Cc siu my tnh c thit k vi k thut x l song song vi rt nhiu b x l (hng ngn n hng trm ngn b x l trong mt siu my tnh).

2. Cc my tnh ln (Mainframe)L loi my tnh a dng. N c th dng cho cc ng dng qun l cng nh cc tnh ton khoa hc. Dng k thut x l song song v c h thng vo ra mnh. Gi my tnh ln c th t vi trm ngn USD n hng triu USD.

mt

3. My tnh mini (Minicomputer)L loi my c trung, gi mt my tnh mini c th t vi chc USD n vi trm ngn USD.

4. My vi tnh (Microcomputer)L loi my tnh dng b vi x l, gi mt my vi tnh c th t vi trm USD n vi ngn USD.

5. My tnh nhng (Embedded Computer)c t trong thit b khc iu khin thit b lm vic v c thit k chuyn dng. V d: in thoi di ng My nh s B iu khin trong my git, iu ho nhit Router b nh tuyn trn mng

1.4. Biu din thng tin trong my tnh 1.4.1. H m thng dng 1. H thp phn (Decimal System): Con ngi s dng+ C s 10 + 10 ch s: 0,1,2,3,4,5,6,7,8,9 + Dng n ch s thp phn c th biu din c 10n gi tr khc nhau: 00...000 = 0 99...999 = 10n - 12/24/2011 18

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

2. H nh phn (Binary System): my tnh s dng+ C s 2 + 2 ch s nh phn: 0 v 1 + ch s nh phn gi l bit (binary digit) + Bit l n v thng tin nh nht + Dng n bit c th biu din c 2n gi tr khc nhau: 00...000 = 0 11...111 = 2n - 1 + K hiu l b. V d, 10001000b + chuyn mt s t c s 10 sang c s 2 ta phi chuyn c phn nguyn v phn thp phn ca n (nu c). Chuyn phn nguyn : Ly phn nguyn chia lin tip cho 2 sau ly ngc phn d V d : 1510 ta s biu din sang c s 2 : 15/2=7 ---------------------------------------------------------------------d 1 7/2 = 3 -------------------------------------------------------------d 1 3/2 = 1 -----------------------------------------------------d 1 1/2=0 ----------------------------------------------d 1 dng cho kt qu 1510=11112 Chuyn phn thp phn : Nhn lin tc phn thp phn vi 2, gi li phn nguyn ca php nhn ny. dng li khi phn thp phn = 0 hoc ti chnh xc no . Sau ly thun phn nguyn ta c kt qu khi ghp hai phn li vi nhau. V d : biu din 0.635 sang c s 2 0.635*2=1.27 ------------------------------------------------------nguyn 1 0.27*2=0.54----------------------------------------------------nguyn 0 0.54*2 =1.08-------------------------------------------nguyn 1 0.08*2=0.16 ------------------------------nguyn 0 Dng. Kt qu : 0.63510=0.1012 Tng qut mt s biu din bi c s 2 c dng sau ; N2 = nk.2k+nk-1.2k-1+.. + n1.21+n0.20+n-1.2-1+.. + n-i.2-i n : nhn gi tr 0 hoc 1

2/24/2011

19

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

3. H mi su (Hexadecimal System): dng vit gn cho s nh phn+ C s 16 +16 ch s: 0,1,2,3,4,5,6,7,8,9, A,B,C,D,E,F + Dng vit gn cho s nh phn: c mt nhm 4-bit s c thay bng mt ch s Hexa + K hiu l h. V d : 20 = 0001 0100 1 4 = 14h

1.4.2. M ha v lu tr d liu trong my tnh

1. Nguyn tc chung v m ha d liu- Mi d liu a vo my tnh u phi c m ha thnh s nh phn - Cc loi d liu + D liu nhn to: do con ngi qui c D liu s nguyn: m ha theo mt s chun qui c D liu s thc: m ha bng s du phy ng

D liu k t: m ha theo b m k t

+ D liu t nhin: tn ti khch quan vi con ngim thanh Hnh nhB cm bin tn hiuTn hiu in lin tc Tn hiu s

Tn hiu vt l

B chuyn i ADC

My tnhTn hiu vt l B ti to Tn hiu B chuynTn hiu s

tn hiu

in lin tc

i DAC

- di t d liu + di t d liu l s bit c s dng m ha loi d liu tng ng + Thng l bi ca 8-bit. V d: 8, 16, 32, 64 bit

2. Biu din s nguyn:

2/24/2011

20

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

C hai loi s nguyn: + S nguyn khng du (Unsigned Integer) + S nguyn c du (Signed Integer) a/ Biu din s nguyn khng du - Nguyn tc tng qut: Dng n bit biu din s nguyn khng du A: an-1an-2....a1a0 - Gi tr ca A c tnh nh sau: A= ai 2 ii =0 n 1

V d, vi n = 8 bit 0000 0000 = 0 0000 0001 = 1 0000 0010 = 2 0000 0011 = 3 ... 1111 1111 = 255 Biu din c cc gi tr t 0 n 255 - Trc s hc my tnh:

b/ Biu din s nguyn c du- S b mt v S b hai + nh ngha: Cho mt s nh phn A c biu din bng n bit, ta c: S b mt ca A = (2n-1) A S b hai ca A = 2n A + S b hai ca A = (S b mt ca A) +1 V d: vi n = 8 bit, cho A = 0010 0101 S b mt ca A c tnh nh sau: 1111 1111 (28-1) - 0010 0101 (A) o cc bit ca A: 1101 10102/24/2011 21

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

S b hai ca A c tnh nh sau: 1101 1010 + 1 = 1101 1011 - Biu din s dng + Dng tng qut ca s dng A: 0an-2....a2a1a0 + Gi tr ca s dng A: A= ai 2 ii =0 n2

+ Di biu din cho s dng: 0 n 2n-1-1 - Biu din s m + Dng tng qut ca s m A: 1an-2....a2a1a0 + Gi tr ca s dng A: A= 2 n 1 + ai 2 ii =0 n2

+ Di biu din cho s dng: -1 n - 2n-1 - Trc s hc my tnh:

==>

S 8 bit (n=8) biu din t S 16 bit (n=16) biu din t Vi n=32bit: biu din t Vi n=64bit: biu din t

-128 n 127 -32768 n 32767 -231 n 231-1 -263 n 263-1

c/ Biu din s nguyn theo m BCD (Binary Coded Decimal code)- Dng 4 bit m ha cho cc ch s th p phn t 0 n 9:0 => 1 => 2 => 0000 0001 0010 5 => 6 => 7 => 0101 0110 0111

2/24/2011

22

COMPUTER ARCHITECTURE3 => 4 => 0011 0100 8 => 9 =>

Faculty of Informatic Technology1000 1001

- C 6 t h p khng s d ng:1010, 1011, 1100, 1101, 1110, 1111

- BCD khng gi (Unpacked BCD):Mi s BCD 4-bit c lu tr trong 4-bit thp ca mi byte. V d: S 35 c lu tr nh sau: - BCD gi (Packed BCD): Hai s BCD c lu tr trong 1 byte. V d: S 35 c lu tr nh sau:

d/ Thc hin cc php ton vi s nguyn:- Php cng: + Khi cng hai s nguyn khng du n-bit, kt qu nhn c l n-bit: Nu khng c nh ra khi bit cao nht th kt qu nhn c lun lun ng (Cout=0). Nu c nh ra khi bit cao nht th kt qu nhn c l sai, ta ni c trn nh ra ngoi (Cout=1) Trn nh ra ngoi (Carry Out) xy ra khi tng > 2n - 1 + B cng s nguyn n bit:

- Php tr+ Php tr hai s nguyn: X-Y = X+(-Y) + Nguyn t c: L y b hai c a Y c Y, r i c ng v i X + B tr s nguyn n bit

2/24/2011

23

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Php nhn + Cc tch ring phn c xc nh nh sau: Nu bit ca s nhn bng 0 => tch ring phn bng 0. Nu bit ca s nhn bng 1 => tch ring phn bng s b nhn. Tch ring phn tip theo c dch tri mt bit so vi tch ring phn trc . + Tch bng tng cc tch ring phn + Nhn hai s nguyn n-bit, tch c di 2n bit (khng bao gi trn). + B nhn

- Php chia Bc 1. Chuyn i s b chia v s chia v thnh s dng tng ng. Bc 2. S dng thut gii chia nguyn khng du chia hai dng, kt qu nhn c thng Q v phn d R u dng s s l l

2/24/2011

24

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bc 3. Hiu chnh du ca kt qu nh sau: (Lu : php o du thc cht l thc hin php ly b hai)

+ B chia:

3. Biu din s thc du phy ng (Floating Point Number): a/ Nguyn tc chung- Tng qut: mt s thc X c biu din theo kiu s du phy ng nh sau: X = M * RE M l phn nh tr (Mantissa), R l c s (Radix), E l phn m (Exponent). - Chun IEEE754/85 + C s R = 2 + Cc dng: Dng 32-bit31 30 23 22 0

S

e S l bit du: S = 1 -> s m

m

S = 0 -> s dng e (8 bit) l m excess-127 ca phn m E:

2/24/2011

25

COMPUTER ARCHITECTURE e = E+127 E = e 127

Faculty of Informatic Technology

gi tr 127 gi l l lch (bias) m (23 bit) l phn l ca phn nh tr M: M = 1.m Cng thc xc nh gi tr ca s thc: X = (-1)S *1.m * 2e-127 Gii gi tr biu din: 10-38 n 10+38 Dng 64-bit63 62 52 51 0

S

e S l bit du

m

e (11 bit): m excess-1023 ca phn m E => E=e1023 m (52 bit): phn l ca phn nh tr M Gi tr s thc: X = (-1)S *1.m * 2e-1023 Di gi tr biu din: 10-308 n 10+308

Dng 80-bit79 78 64 63 0

S

e S l bit du E => E = e 16383

m

e (15 bit): m excess-16383 ca phn m m (64 bit): phn l ca phn nh tr M Gi tr s thc: X = (-1)S *1.m * 2e-16383 Di gi tr biu din: 10-4932 n 10+4932

4. Biu din k t- B m ASCII (American Standard Code for Information Interchange) Do ANSI (American National Standard Institute) thit k M ASCII biu din bng 8 bit 00 01 02

T 00h-7Fh: M ASCII chun03 04 05 06 07 08 BS 09 TAB EM 0A LF 0B VT 0C 0D 0E FF CR SO 0F SI US

00 NUL SOH STX ETX EOT ENQ ACK BEL

10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB CAN

SUB ESC FS GS RS

2/24/2011

26

COMPUTER ARCHITECTURE20 30 40 50 60 70 0 @ P ` p ! 1 A Q a q " 2 B R B R # 3 C S c s $ 4 D T d t % 5 E U e u & 6 F V f v ' 7 G W g w ( 8 H X h x ) 9 I Y i y

Faculty of Informatic Technology* : J Z j z + ; K [ k { , < L \ l | = M ] m } . > N ^ n ~ / ? O _ o DEL

T 80h-FFh: M ASCII m rng - B m Unicode + Do cc hng my tnh hng u thit k + B m a ngn ng + C h tr cc k t ting Vit + B m k hiu UTF-xx 8bit: UTF-8 (tng t m ASCII) Kh nng m ho 28 = 256 k t 16bit: UTF-16 Kh nng m ho 216 = 65536 k t 32bit: UTF-32 Kh nng m ho 232 ~ 4 t k t !!!

2/24/2011

27

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 2: Cc phn t logic c bn v mch logic t hp Cc phn t logic c bn Mch logic t hp Mch cng Mch tr Mch so snh Mch m ho v gii m Mch dn knh v phn knh

2.1. Cc phn t logic c bn 2.1.1. Cng V (AND gate)Chc nng: Thc hin php ton logic V (AND) u ra ch bng 1 khi tt c cc u vo bng 1 Cng V 2 u vo: K hiu:

Bng tht: A0 0 1 1

B0 1 0 1

Out0 0 0 1

Biu thc: out = A . B

2.1.2. Cng HOC (OR gate)Chc nng: Thc hin php ton logic HOC (OR) u ra ch bng 0 khi tt c cc u vo bng 0 Cng HOC 2 u vo: K hiu:

2/24/2011

28

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bng tht: A0 0 1 1

B0 1 0 1

Out0 1 1 1

Biu thc: out = A + B

2.1.3. Cng O (NOT inverter)Chc nng: Thc hin php ton logic O (NOT) Cng O ch c 1 u vo: K hiu:

Bng tht: A0 1

Out1 0

Biu thc: out = A

2.1.4. Cc mch s c bit khc: cc cng NAND, NOR, XOR, XNOR1/ NAND Chc nng: Thc hin php O ca php ton logic V u ra ch bng 0 khi tt c cc u vo bng 1 Cng V O 2 u vo: K hiu:

Bng tht:2/24/2011 29

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

A0 0 1 1

B0 1 0 1

Out1 0 0 0

Biu thc: out = A . B 2/ NOR Chc nng: Thc hin php O ca php ton logic HOC u ra ch bng 1 khi tt c cc u vo bng 0 Cng HOC O 2 u vo: K hiu:

Bng tht: A0 0 1 1

B0 1 0 1

Out1 1 1 0

Biu thc: out = A + B 3/ XOR Chc nng: Exclusive-OR Thc hin biu thc logic HOC C LOI TR (php ton XOR - hay cn l php cng module 2) u ra ch bng 0 khi tt c cc u vo ging nhau Cng XOR 2 u vo: K hiu:

2/24/2011

30

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bng tht: A0 0 1 1

B0 1 0 1

Out0 1 1 0

Biu thc: out = A B = A.B + A.B 4/ XNOR Chc nng: Exclusive-NOR Thc hin php O ca php ton XOR u ra ch bng 1 khi tt c cc u vo ging nhau Cng XNOR 2 u vo: K hiu:

Bng tht: A0 0 1 1

B0 1 0 1

Out1 0 0 1

Biu thc: out = A B = A.B + A.B

2.2. Mch logic t hpCc phn t logic c cu thnh t cc linh kin in t Cc linh kin in t ny khi kt hp vi nhau thng dng cc mch tch hp hay cn gi l IC (Integrated Circuit). Mch tch hp hay cn gi l IC, chip, vi mch, bo c c im:

2/24/2011

31

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

u im: mt linh kin, lm gim th tch, gim trng lng v kch

thc mch. Nhc im: hng mt linh kin th hng c mch. C 2 loi mch tch hp: Mch tch hp tng t: lm vic vi cc tn hiu tng t Mch tch hp s: lm vic vi cc tn hiu s SSI - Small Scale Integration: cc vi mch c mt tch hp c nh: < 10 cng/chip MSI - Medium Scale Integration: cc vi mch c mt tch hp c trung bnh: 10 100 cng/chip LSI - Large Scale Integration: cc vi mch c mt tch hp c ln: 100 1000 cng/chip VLSI - Very Large Scale Integration: cc vi mch c mt tch hp c rt ln: 103106 cng/chip ULSI - Ultra Large Scale Integration: cc vi mch c mt tch hp c cc k ln: > 106 cng/chip Mt s dng IC:

H t hp l h m tn hiu ra ch ph thuc vo tn hiu vo ti thi im hin ti H t hp cn c gi l h khng c nh H t hp ch cn thc hin bng nhng phn t logic c bn

2.2.1. Mch cngChc nng: thc hin php cng gia 2 s nh phn. Bn tng (Half-Adder): Thc hin php cng gia 2 bit thp nht ca php cng 2 s nh phn.

2/24/2011

32

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

S khi:ai Half-Adder bi ri+1 si

Bng tht:a 0 0 1 1 b 0 1 0 1 Si 0 1 1 0 Ci+1 0 0 0 1

Biu thc u ra ph thuc u vo:

si = ai bi Ci +1 = ai .biS mch: B cng y (Full-Adder) Chc nng: thc hin php cng gia 2 bit bt k ca php cng 2 s nh phn. S khi: ri: bit nh u vo ri+1: bit nh u ra

ai bi ri Full-Adder

si ri+1

Bng tht:

Biu thc u ra ph thuc u vo:si = ai bi ri ri +1 = ai .bi + ri (ai + bi )

2/24/2011

33

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

S mch:

B cng 2 s nh phn n bit, kt qu nhn c l 1 s nguyn n+1 bit.

2.2.2. Mch trChc nng: thc hin php tr gia 2 s nh phn. Bn hiu (Half-Subtractor): Dng thc hin php tr gia 2 bit thp nht trong php tr gia 2 s nh phn S khi: Di: hiu Bi+1: bit mn Bng tht:ai Half-Subtractor bi Bi+1 Di

Biu thc u ra ph thuc u vo:

Di = ai bi Bi +1 = ai .bi2/24/2011 34

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

B tr y o Chc nng: dng thc hin php tr gia 2 bit bt k trong php tr 2 s nh phn. o S khi: Bng tht:ai bi Bi Full-Subtractor Bi+1 Di

Biu thc u ra ph thuc u vo:

Di = ai bi Bi Bi +1 = ai .bi + Bi .(ai bi )

S mch:

2.2.3. Mch so snhDng so snh 2 s nh phn C 2 kiu so snh: So snh n gin: Kt qu so snh: bng nhau, khc nhau So snh y : Kt qu so snh: ln hn, nh hn, bng nhau C 2 loi b so snh:2/24/2011 35

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

B so snh n gin B so snh y Gi s cn xy dng b so snh n gin 2 s A v B: A a3 a2 a1 a0 B b3 b2 b1 b0 S = 1 A = B S = 0 A B Ta c: a3 b3 = 1 a3 = b3 a3 b3 = 0 a = b a b = 0 2 2 a b2 = 1 2 2 2 A= B a1 = b1 a1 b1 = 0 a1 b1 = 1 a0 = b0 a0 b0 = 0 a b = 1 0 0

u ra S

Suy ra:

S = a3 b3 .a2 b2 .a1 b1.a0 b0S mch:

2.2.4. Mch m ho v gii m1/ M ha M ha l vic s dng k hiu biu din c trng cho mt i tng no . K hiu tng ng vi mt i tng c gi l t m.

2/24/2011

36

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Th d:

Chc nng: thc hin vic m ha cc tn hiu tng ng vi cc i tng thnh cc t m nh phn. i t ng tn hi u T tn hi u m

B m ha

Th d:A S0 B C D

B m haS1

2/ B gii m: Chc nng: B gii m thc hin chc nng ngc vi b m ha. Cung cp thng tin u ra khi u vo xut hin t hp cc bin nh phn ng vi 1 hay nhiu t m c chn. T t m xc nh c tn hiu tng ng vi i tng m ha.

Gii m cho 1 t m:Nguyn l: ng vi mt t hp cn gii m u vo th u ra bng 1, cc t hp u vo cn li, u ra bng 0. VD: S = 1 nu (AB) = (10), S = 0 nu (AB) (10)

2/24/2011

37

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

A S B

BGM

Gii m cho ton b m: Nguyn l: ng vi mt t hp no u vo th 1 trong cc u ra bng 1, cc u ra cn li bng 0.S0 A B

B G M

S1 S2 S3

2.2.5. Mch dn knh v phn knh 1/ Mch phn knh:MultiPlexor MUX C nhiu u vo tn hiu v 1 u ra

Chc nng: chn 1 tn hiu trong nhiu tn hiu u vo a ra u ra S khi:E1 S E0 C0

E3 E2 E1 E0

S

C1 C

Tn hiu chn:

Tn hiu ra:S = C0 E0 + C0 E1S = C1 C0 E0 + C1C0 E1 + C1 C0 E2 + C1C0 E3

S mch:2/24/2011 38

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

2/ B phn knh: DeMultiPlexor DeMUXC 1 u vo tn hiu v nhiu u ra Chc nng: a tn hiu t u vo ti 1 trong nhng u ra

S khi:S0E S0 S1 S2

E S1 C0C0

C1

S3

Tn hiu chn:

2/24/2011

39

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 3: Cc thnh phn c bn ca mt my tnh Mainboard CPU B nh trong Cc thit b lu tr Cc thit b vo/ra Tnh tng thch gia cc thnh phn

3.1. Mainboard

C rt nhiu chng loi bo mch chnh. Thng thng cc bo mch c thit k theo hnh dng AT v ATX. Ngy nay, chng loi ATX chim u th trn th trng.

3.1.1. Loi bo mch AT

2/24/2011

40

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Thng thng cc loi bo mch AT s dng u ni ngun 6 dy kp, cc u ni COM1, COM2 v LPT l cc Cable ni c cm vo bo mch ch (tr u cm bn phm).

3.1.2. Loi bo mch ATXLoi bo mch ATX c thit k gn gng hn. Dy cable ngun s dng cc u ni 20 dy. Cc u ni COM1, COM2, LPT v bn phm c thit k dnh lin trn bo mch (khng s dng Cable ni). C thm cc cng USB, cng bn phm c s dng l PS/2. Ngy nay cc my tnh s dng ch yu bo mch ch dng ATX. Bo mch ch l mt trong nhng thnh phn quan trng nht ca my tnh. N c vai tr iu khin tt c cc thit b ca my tnh v phi hp vi b vi x l x l cc nhim v ca my tnh. Trn bo mch ch c cc thnh phn sau: a. Chipset: L thnh phn quan trng nht trn bo mch ch, n c cc nhim v sau: - L ni trung chuyn cc thnh phn nh b vi x l, b nh, Card Video trao i vi nhau to ra mt h thng my tnh hot ng. - iu khin b nh, iu khin Bus v h thng vo ra. Hin nay, Chipset pht trin vi tc rt nhanh p ng tc pht trin ca b vi x l. Cc loi Chipset ca Intel c th k n nh: Chipset 845/ 865/ 915/ 975, b. Khe cm CPU: C th dng Socket (370, 478, 775, A, ) hoc Slot 1. c. Khe cm RAM (Ram bank): C th c cc dng - SIMM (Single Inline Memory Module): Loi khe cm 1 hng chn. Dng cho cc loi RAM c dung lng = 16MB (Bus 33/ 66/ 100/ 133). - RIMM (Rambus Inline Memory Module): Loi 2 hng chn, tc truyn DL cao. Dng cho cc loi RAM >= 128MB (Bus 200, 266, 333, 400, 533, 667, 800) d. Khe cm giao tip cng: + S dng chun giao tip no: IDE/ATA hay SATA + Tc truyn d liu cho php: - ATA 66/ 100/ 133 MB/s - SATA 150/ 200/MB/s e. Khe cm cc Card m rng (Slot): Gm Slot: AGP, PCI, ISA hay PCI Express

2/24/2011

41

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

f. ROM BIOS: L ni lu tr chng trnh ca h vo ra c s. L loi b nh theo kiu EEPROM, lu tr cc la chn chng trnh trong ROM. Cc chng trnh ny c th c np li. g. CMOS RAM: B nh lu tr cc thng s do ngi s dng quy nh. Thng tin trong n c duy tr b mt cc PIN. h. Jack cm ngun: Jack cm ni vi ngun in t ngun my tnh (cung cp in cho bo mch ch) quy nh cc chn cm tu thuc vo loi bo mch AT hay ATX. i. H thng Jump: t tc v in p lm vic cho b vi x l, RAM, j. H thng cng tc, n tn hiu: Cm cng tc Power, Reset, Power Led, HDD Led,

3.2. CPUL b phn quan trng nht ca h thng my tnh. C nhim v phn tch, iu khin, x l, tnh ton, lu tr, truy xut cc thng tin. N c coi l b no (tri tim) ca my tnh. C rt nhiu loi CPU vi cc tn gi khc nhau (tu thuc vo nh sn xut) - Hng Intel: Celeron, Pentium, Xeon - Hng AMD: AMD K5/K6, - Hng Cyrix Cc thng s ca b vi x l gm: - Loi v tc ca b vi x l: Pentium IV 3.06 GHz - B nh m ca b vi x l (Cache L2): 256/ 512 KB hay 1/ 2/ 4/ 6MB - Bus ca b x l l bao nhiu?: 400/ 533/ 800 MHz - C h tr cng ngh siu phn lung (HT) khng? - in p lm vic ca b vi x l

3.3. B nh trongL ni lu tr tm thi cc chng trnh v d liu ang s dng. Do , h thng cn mt b nh c dung lng ln v tc cao. C th phn loi RAM theo nhiu cch: + V cu to t bo nh: C 2 loi SRAM (RAM tnh) v DRAM (RAM ng) + V cc dng bng mch b nh: - SIMM (Single Inline Memory Module): Loi 1 hng chn 2/24/2011

DIMM (Dual Inline Memory Module): Loi 2 hng chn42

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

-

RIMM (Rambus Inline Memory Module): Loi 2 hng chn tc cao

Cc thng s ca b nh: - H thng s dng loi b nh no?: SDRAM hay DDR RAM hay DDR SDRAM - Dung lng b nh l bao nhiu?: 128/ 256/ 512 MB hay 1GB - S dng loi Bus no?: 100/ 133/ 200/ 266/ 333/ 400/ 533/ 667/ 800/...MHz

3.4. Cc thit b lu tr 3.4.1. cng (Hard Disk Drive)L thit b dng lu tr cc chng trnh (H iu hnh, chng trnh ng dng) v d liu c nh ngay c khi my khng hot ng. V vy, h thng lun i hi phi c thit b lu tr vi dung lng ln v tc nhanh. Cc thng s v cng: - Dung lng cng: 10/ 20/ 30/ 40/GB - Tc truyn d liu: 66/ 100/ 133/ 150/ 200/MB/s (Lin quan n tc quay ca a) - B nh m l bao nhiu: 1/ 2/ 4 hay 8 MB ? - S dng chun giao din no: ATA hay SATA hay SCSI?

3.4.2. CD ROM DVD hoc CD RW- CD ROM: L thit b dng c d liu, nghe nhc hoc xem phim. V vy, n l thit b cn thit a d liu vo trong my tnh cng nh phc v cng vic gii tr. Tham s chnh ca CD ROM l tc c (Hin nay thng s dng tc c l 52X, tc c c s ca CD ROM l X = 150 KB/s). - DVD (Digital Versatile Disk): L a dng c cc a c mt lu tr ln v tc c nhanh hn CD ROM. - CD RW: L c th c v ghi d liu ln a. N l mt thit b cn thit trong mt h thng my tnh. Tham s chnh ca CD RW l tc c/ tc ghi/ tc ghi li.

3.4.3. a mm (Floppy Disk Drive)Dng lu tr d liu (c/ ghi) vi dung lng nh. a mm gm 2 loi: 5 inch v 3 inch. Hin ti ch cn loi 3 inch, do c thit k an ton, nh gn dng c/ ghi a mm 1.44 MB.

3.5. Cc thit b vo/ra2/24/2011 43

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

3.5.1. H thng Card giao tip1. Card mn hnh (VGA Card) C nhim v chuyn d liu ra mn hnh, quyt nh phn gii v s mu hin th trn mn hnh. Card mn hnh cng nh hng n tc ca my tnh. Cc tham s ca Card mn hnh: - B nh RAM ca Card l: 32/ 64 hay 128 MB ? - Tc truyn d liu: 2x/ 4x/ 8x hay 16x ? - AGP 4x, tc truyn 1.07 GB/s - AGP 8x, tc truyn 2.1 GB/s - PCI Express 16x, tc truyn 8.0 GB/s - VGA BIOS l loi no? VGA Card c 2 loi: Loi Onboard v loi cm ri. 2. Card m thanh (Sound Card) C nhim v chuyn i tn hiu m thanh k thut s thnh tn hiu tng t v xut ra loa hay ngc li thu tn hiu m thanh vo trong my tnh. C 2 loi Bus giao tip cho Sound Card, l PCI v ISA. Cc thnh phn trn Sound Card gm: - Chip iu khin m thanh - Cng Audio Out, Audio in, Micro. - Cng Game Port Sound Card gm 2 loi: Loi Onboard v loi cm ri. 3. Card vo ra (I/O Card) L loi Card giao tip, cho php my tnh giao tip vi cc thit b vo ra nh: Cng COM 1, COM 2, LPT, a cng, a mm, Cc thnh phn trn I/O Card c th k n nh: - Chip iu khin vo/ ra - Cc cng COM - Cng LPT - Chn cm cho Cable HDD, FDD, I/O Card hin nay cn rt hu ch trong trng hp mt hoc mt s thnh phn Onboard b hng. 4. SCSI Card

2/24/2011

44

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Chc nng tng t nh I/O Card nhng cho php kt ni nhiu thnh phn hn, tc nhanh hn. Cc thnh phn trn SCSI Card c th k n: - Cc Chip iu khin - Cc chn cm a (nu c) - Chn cm mt s thit b ngoi vi ngoi - Jack cm ra cc thit b c giao tip SCSI

3.5.2. Bn phm (Keyboard) v chut (Mouse)1. Bn phm: L thit b dng a thng tin vo trong my tnh. Thnh phn c bn ca bn phm l h thng phm nhn. Cc thng s v bn phm gm: - S lng cc phm trn bn phm - Cng giao tip ca bn phm vi my tnh: DIN, PS/2, USB. 2. Chut: L thit b nhn d liu vo di dng v tr im tng i. Cc thng tin v chut gm: - S lng phm nhn - Loi chut (Chut c, chut quang) - Cng giao tip vi my tnh: COM, LPT, PS/2, USB

3.5.3. Mn hnh (Monitor)L thit b dng hin th thng tin trong mt h thng my tnh. Cc thng s v mn hnh c th k n nh: - Kch thc mn hnh: 14, 15, 17, - phn gii ca mn hnh: Pixel (im nh) - su mu (s lng mu c th hin th c) - Tn s lm vic ca mn hnh: MHz - Loi mn hnh: CRT, tinh th lng, Plasma,

3.6. Tnh tng thch gia cc thnh phn

2/24/2011

45

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 4: Thc hnh c cc thng s k thut trn cc thit b phn cng- Gio vin gii thiu sinh vin tng thnh phn phn cng, cc thng tin c bn cn nhn bit ca tng thit b. - Sinh vin la chn cc thit b lp ghp hon chnh mt my tnh, sau vit ra cc thng s ca tng thit b v bo co gio vin - Gio vin nh gi kt qu nhn bit thng s ca sinh vin - Tng kt bi

Bi 5: Thc hnh Lp t phn cng my tnh 5.1. CHUN B LP T PHN CNG MY TNH 5.1.1 Dng c- T vt 2 cnh, 4 cnh cc loi - ng h vn nng - Thm cch in, bt th in - Pank, km m nhn

5.1.2 Thit b, ph kin my tnh- Mainboard, CPU, RAM, Case, Power Supply, HDD, FDD, CD ROM, cc loi Card, Monitor, Keyboard, Mouse - Cable cc loi, c vt

5.1.3 Kim tra ban uTrc khi tin hnh lp t phn cng my tnh vi cc thit b v ph kin k trn, cn phi kim tra tnh tng thch ca cc thit b (kh nng ghp ni gia chng) v tnh trng ca cc thit b.

5.2. LP T 5.2.1. LP T MAIN CPU RAM a/ Lp CPU vo MainBc 1: Tho gi Main trn Case

2/24/2011

46

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bc 2: Xc nh v tr v chiu lp Main trn gi . Bc 3: Lp cc cch in cho Main trn gi Bc 4: Lp CPU vo Main (Lp CPU vo Socket) o Xc nh chiu lp CPU trn khe cm (Cn c vo gc vt trn Socket v gc vt trn CPU). o M cn gt gi CPU trn Socket mt gc 900. o a CPU vo Socket theo hng thng ng, ng chiu xc nh, sao cho cc chn ca CPU ngp hon ton trong khe cm. o Nhn v gi phn trung tm ca CPU, sau ng cn gt li. o Lp h thng lm mt cho CPU (Ch cp in cho CPU Fan)

b/ Lp RAM vo MainTu thuc vo tng loi RAM ta c cc cch lp khc nhau. Di y ch gii thiu cch lp RAM DIMM. Bc 1: Xc nh chiu lp RAM trn khe cm Bc 2: M kho 2 u khe cm RAM Bc 3: a RAM vo khe cm theo hng thng ng Bc 4: n u hai u RAM vi lc va phi, sao cho cc chn ca RAM ngp hon ton trong khe cm (Khi kho 2 u RAM t ng ng li). Lm tng t i vi cc thanh RAM cn li (trong trng hp c nhiu thanh RAM).

c/ Lp Main vo CaseBc 1: a Main ( c RAM, CPU) ln gi theo ng v tr v chiu xc nh. Bc 2: Dng vt c nh Main trn gi (vt vi lc va phi). Bc 3: a gi ln Case ng v tr Bc 4: Dng vt c nh gi trn Case Bc 5: Cm Cable ngun cho Main Bc 6: Cm h thng cng tc, n bo ch th.

5.2.2. LP T THIT B LU TR a/ Lp t cng

2/24/2011

47

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Do mi Cable d liu cng c th kt ni 2 cng hoc 2 CD ROM hoc 1 cng + 1 CD ROM. Khi kt ni > 1 a trn 1 Cable, ta phi thit lp ch lm vic cho a. Bc 1: Thit lp ch lm vic cho a (da vo bng Jump trn b mt a). Cc ch lm vic ca a c th l: Ch ch (Master) Ch khch (Slave) Theo la chn ca Cable (Cable Select)

Khi kt ni > 1 a trn cng 1 Cable, nht thit 1 phi lm vic ch Master, cn li ch Slave hoc c 2 cng ch Cable Select. Bc 2: a a vo khay theo chiu t sau ra trc, sao cho phn giao din ca a hng ra sau v phn v mch ca a hng xung di. Bc 3: Dng vt c nh a trn Case (vt u 2 bn a) Bc 4: Cm Cable d liu cho a Mt u Cable cm xung Main (da vo chn s 1 l dy khc mu trn Cable) Hai u cn li cm vo a, sao cho dy khc mu trn Cable d liu hng v pha Cable in Bc 5: Cm Cable in cho a, sao cho dy mu trn Cable in hng v pha Cable d liu.

b/ Lp t mmBc 1: Xc nh v tr lp mm trn Case Bc 2: G b tm chn mt trc ca Case ti v tr lp t tng ng. Bc 3: a mm vo Case theo chiu t trc ra sau, sao cho phn giao din ca a hng ra sau v phn v mch ca a hng xung di. Bc 4: Cm Cable d liu cho mm - Mt u Cable mm (xa on xon) cm xung Main (da vo dy khc mu) - u cn li (pha bn kia on xon) cm vo mm, sao cho dy khc mu trn Cable hng v pha Cable in. Bc 5: Cm Cable in cho a, sao cho dy mu trn Cable in hng vo trong.

c/ Lp t CD-ROM2/24/2011 48

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Khi tin hnh lp t CD ROM, ta phi thit lp ch lm vic cho a ging nh vi cng. Thao tc lp ging nh mm. Cm Cable in v Cable d liu nh cng.

5.2.3. LP T CARD GIAO TIP V THIT B NGOI VI a/ Lp Card giao tipBc 1: Xc nh loi Card v loi khe cm ph hp Bc 2: G b tm chn bng kim loi ti v tr lp t tng ng trn Case. Bc 3: a Card vo khe cm theo chiu t trn xung, sao cho phn giao din ca Card hng ra sau. Bc 4: Nhn u 2 u Card vi lc va phi theo phng thng ng, sao cho cc chn ca Card ngp hon ton trong khe cm. Bc 5: Dng vt c nh Card trn Case.

b/ Lp cc thit b ngoi vi- Lp mn hnh - Lp chut v bn phm (theo mu) - Lp Cable ngun cho b ngun v mn hnh

5.2.4. THIT LP THNG S H THNG a/ Khi nimThit lp thng s h thng l cng vic c thc hin sau khi lp t hon chnh h thng nhm mc ch to ra mi trng lm vic thch hp nht cho cc thnh phn bn trong h thng. Cng vic ny cng c th c tin hnh khi cc thng tin c thit lp b mt hoc khi lp thm mt thnh phn phn cng no . Cc thng s thit lp c ghi trong CMOS RAM v c thc hin bi mt chng trnh c tn: FIRMWARE

b/ Thit lp thng s cho cc my tnh ng Nam My tnh ng Nam l cc my tnh c lp rp ti cc nc ng Nam hoc Trung Quc. Cc b phn ca h thng do nhiu hng sn xut khc nhau.

2/24/2011

49

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bc 1: Bt cng tc ngun Bc 2: Nhn DEL hoc Delete vo thit lp thng s h thng (Nhn bit ti dng th 2 t di ln). Bc 3: Tu thuc vo tng loi ROM BIOS m cc mc chn c th khc, nhng nhn chung bao gm cc thng tin chnh sau: 1. Setup cc thnh phn cn bn (Standard CMOS Setup): y l cc thnh phn c bn m Bios trn tt c cc loi my PC phi bit qun l v iu khin chng. 2. Setup cc thnh phn nng cao (Advanced Setup): * Internal cache: Cho hiu lc (enable) hay v hiu ho (disable) Cache (L1) ni trong CPU 486 tr ln. * External cache: Cho hiu lc (enable) hay v hiu ho (disable) cache trn mainboard, cn gi l Cache mc 2 (L2). * Quick Power On Self Test: Nu enable Bios s rt ngn v b qua vi mc khng quan trng trong qu trnh khi ng, gim thi gian khi ng ti a. * Boot Sequence: Chn a cho Bios tm h iu hnh khi khi ng. C th l C ri n A hay A ri n C hay ch c C. Bn nn chn C,A hay ch c C, phng trng hp v tnh khi ng bng a mm c Virus. Hin nay trn cc Mainboard Pentium. Bios cho php bn ch nh khi ng t 1 trong 2 mm hay trong 4 cng IDE hay bng cng SCSI thm ch bng CD Rom cng c. * Memory Parity Check: Kim tra chn l b nh. Chn theo mainboard v c loi cho php mc ny enable, c loi bt bn phi disable mi chu chy. u tin bn chn enable, nu my treo bn chn li l disable. Mc ny khng nh hng n h thng, ch c tc dng kim tra Ram. * Security Option: Mc ny dng gii hn vic s dng h thng v Bios Setup. Setup: Gii hn vic thay i Bios Setup, mi khi mun vo Bios Setup bn phi nh ng mt khu quy nh trc.

2/24/2011

50

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

System hay Always: Gii hn vic s dng my. Mi khi m my, Bios lun lun hi mt khu, nu khng bit mt khu Bios s khng cho php s dng my. 3. Setup cc thnh phn c lin quan n vn hnh h thng (Chipset Setup): * Auto Configuration: Nu enable, Bios s t ng xc lp cc thnh phn v DRAM, Cache...mi khi khi ng ty theo CPU Type (kiu CPU) v System Clock (tc h thng). Nu Disable l cho bn t ch nh. * Power Management Setup: i vi CPU 486: Phn ny l cc ch nh cho chng trnh tit kim nng lng sn cha trong cc Bios i mi. Chng trnh ny dng c cho c 2 loi CPU: Loi thng v loi CPU kiu S. CPU kiu S hay CPU c 2 k t cui SL l mt loi CPU c ch to c bit, c thm b phn qun l nng lng trong CPU. Do trong phn ny c 2 loi ch nh dnh cho 2 loi CPU. i vi Pentium: Dng chung cho mi loi Pentium hay cc chp ca cc hng khc cng i vi Pentium. * Power Management/Power Saving Mode: Disable: Khng s dng chng trnh ny. Enable/User Define: Cho chng trnh ny c hiu lc. Min Saving: Dng cc gi tr thi gian di nht cho cc la chn (tit kim nng lng t nht). Max Saving: Dng cc gi tr thi gian ngn nht cho cc la chn (tit kim nhiu nht). 4. Phn dnh ring cho Mainboard theo chun giao tip PCI c I/O v IDE On Board (peripheral Setup): * PCI On Board IDE: Cho hiu lc (enabled) hay v hiu (disabled) 2 u ni a cng IDE trn mainboard. Khi s dng Card PCI IDE ri, ta cn chn disabled. * PCI On Board Secondary IDE: Cho hiu lc (enabled) hay v hiu (disabled) u ni a cng IDE th 2 trn mainboard. Mc ny b sung cho mc trn v ch c tc dng vi u ni th 2. * PCI On Board Speed Mode:

2/24/2011

51

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Ch nh kiu vn chuyn d liu (PIO speed mode). C th l Disabled, mode 1, mode 2, mode 3, mode 4, Auto. Trong mode 4 l nhanh nht. * PCI Card Present on: Khai bo c s dng Card PCI IDE ri hay khng v nu c th c cm vo Slot no. Cc mc chn l: Disabled, Auto, Slot 1, Slot 2, Slot 3, Slot 4. * PCI IRQ, PCI Primary IDE IRQ, PCI Secondary IDE IRQ: Ch nh cch xc lp ngt cho Card PCI IDE ri. Ch : Trong mc ny c phn xc lp th t gn ngt cho cc Card b sung. Th d: 1 = 9, 2 = 10, 3 = 11, 4 = 12 c ngha l Card u tin cm vo bt k Slot no s c gn ngt 9, nu c 2 Card th Card cm vo Slot c s th t nh s c gn ngt 9, Slot c s th t ln s c gn ngt 10.v..v... * IDE 32Bit Transfers Mode: Xc lp ny nhm tng cng tc cho a cng trn 528Mb, nhng cng c a khng khi ng c khi enabled mc ny d fdisk v format vn bnh thng. * Host to PCI Post Write W/S, Host to PCI Burst Write, Host to DRAM Burst Write: Cc mc ny xc lp cho PCU Bus, khng nh hng nhiu n tc CPU, c th nguyn xc lp mc nhin. * PCI Bus Park, Post Write Buffer: Khi enabled cc mc ny c th tng cng thm tc h thng. * FDC Control: Cho hiu lc hay khng u ni cp v xc lp a ch cho a mm. * Primary Seral Port: Cho hiu lc hay khng cng COM 1 v xc lp a ch cho cng ny. * Secondary Serial Port: Cho hiu lc hay khng cng COM 2 v xc lp a ch cho cng ny. Ch : Nu bn s dng Card b sung c xc lp i ch l COM 1 hay COM 2, bn phi disabled cng tng ng trong hai mc trn. * Parallel Port: Cho hiu lc hay khng cng LPT 1 v xc lp a ch cho cng ny.

2/24/2011

52

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 6: B nh bn dn Cc phn t nh c bn Phn loi b nh bn dn B nh ROM B nh RAM Cu trc chung ca b nh bn dn

6.1. Cc phn t nh c bn 6.1.1 Phn t nhL phn t c kh nng lu tr mt trong 2 trng thi cn bng n nh tng ng vi 2 mc logic l 0 hoc 1. Trong in t, phn t c kh nng trn gi l Flip-Flop (FF). Flip-Flop l mch in m trng thi tn hiu li ra khng nhng ph thuc vo trng thi tn hiu li vo m cn ph thuc vo trng thi li ra thi im trc . Khi ngng cung cp tn hiu li vo, li ra vn gi nguyn trng thi hin hnh (cho n khi ngun in cung cp cho n b ngt). Tu tng loi FF do ch to c th c thm u vo xo (0-Clear) vo u thit lp (1-Preset). Mt s loi FF cn c u vo ng b (Clock). 6.1.2 Phn loi o Phn loi theo chc nng ca cc u vo iu khin: Hin nay thng s dng loi FF 1 u vo l T-FF, D-FF hoc 2 u vo l RS-FF, JK-FF. i khi cn c th gp mt s loi FF nhiu u vo. o Phn loi theo cch lm vic: C 2 loi FF ng b v khng ng b. Loi khng ng b, cc tn hiu iu khin vn iu khin c hot ng ca FF m khng cn tn hiu ng b. Loi ng b, cc tn hiu iu khin ch iu khin c hot ng ca FF khi c tn hiu ng b. Flip - FlopNormal D - FF T - FF JK-FF RS-FF ASync Sync M-S

2/24/2011

53

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

6.1.3 Trig RS (RS-FF)S R Q Q RS-FF l mt FF c 2 u vo iu khin R 0 0 0 0 v S. S l u vo thit lp (Set), R l u vo xo 0 0 1 1 (Reset). S khi m t nh sau: 0 1 0 0 Bng trng thi ca RS-FF gm 4 ct, 3 ct u l 0 1 1 0 1 0 0 1 S, R v Q l gi tr ca cc tn hiu iu khin 0 1 1 1 (S,R) v trng thi (Q) ca FF ti thi im t. Cc 0 cm 1 1 gi tr cc hng trn 3 ct ny biu din tt c cm 1 1 1 cc t hp c th c c ca S, R v Q, ct th 4 l ct trng thi s chuyn ti ca FF sau thi gian t+t. T bng trng thi ta c nhn xt: - Khi S = R = 0 th FF gi nguyn trng thi c (Q = Q). - Khi S=0, R=1, u vo xo c tn hiu. Khi Q = 0 (d trc FF trng thi 0 hay 1) S R Q - Khi S = 1, R = 0, u vo thit lp c tn hiu. Khi 0 0 Q FF chuyn sang trng thi 1. 0 1 0 - Khi S = R = 1 l t hp cm. Khi FF khng 1 0 1 nhn ng thi 2 tn hiu Set v Reset. 1 1 cm T cc nhn xt trn ta c th rt gn bng trng thi Bng chc nng thu gn ca FF ca FF nh sau: FF khng ng b dng NANDS S Q

FF khng ng b dng NORR Q

R

R

Q

Q S

6.1.4 Trig JK (JK-FF)

2/24/2011

54

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Trig RS c mt t hp bin cm dng l R = S = 1, trng thi ca trig ny s khng c xc nh nu gp phi t hp ny. Ngi ta khc phc tnh trng ny bng cch dng 2 mch phn hi t Q v R v Q v S R Q Q S ta s to c trig JK. Trig JK ging nh 0 0 0 0 trig RS, J tng ng vi S, K tng ng vi 0 0 1 1 0 1 0 0 R. Trig JK khc RS l khng c trng thi 0 1 1 0 cm khi J = K = 1 li ra i trng thi ngc 0 0 1 1 li vi trng thi c trc (TOGGLE). 1 1 1 0 S khi v bng chn l c cho nh sau: 1 1 1 0 1 1 1 0

S JK FF khng ng b dng NAND J Q Q

S JK FF ng b dng NAND Pr J C K Cl Q Q

K

6.1.5 Triger D (D-FF)Trig D l loi trig c dng nhiu trong cc b ghi lu tr cc bit thng tin nh phn. N c mt li vo d liu k hiu l D hot ng ng b vi li vo xung nhp Ck. Trig D hot ng theo nguyn tc: S liu li vo D s c chuyn n li ra Q ca trig sau mt xung nhp, tc l s liu c chuyn n li ra b chm mt mt nhp bng rng ca xung nhp. Chnh v vy m n c tn l trig D (Delay - tr). S khi v bng chn l c cho nh sau:

2/24/2011

55

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

D 0 0 1 1

Q 0 1 0 1

Q 0 0 1 1

Mch cu to D-FF t 4 cng NAND v D-FF cu to t RS-FF ng b c b xung 1 cng o G5D S Q D S Q

C

R

Q C E

R

Q

6.1.6 Trig T (T-FF)Trig T c mt u vo iu khin T. S khi v bng chn l nh sau: Q T T - FF Qa) S kh i

T 0 0 1 1

Q 0 1 0 1

Q 0 1 1 0

T

T Q Q

Q

T Q

b) B ng chn l

c) S T-FF khng ng b dng NAND

6.2. Phn loi b nh bn dnB nh my tnh l ni lu tr chng trnh v d liu trc khi thc hin chng trnh, thit b iu khin c th s dng mt phn b nh ct gi tm thi kt qu trung gian v c d liu chng trnh x l. S pht trin ca cc thit b nh gn cht vi s pht trin ca tng th h my tnh in t. S phn loi b nh : 1. B nh theo nguyn tc chp nh, b nh in Xero.. 2. a ghi m, a video, compact Disk (CD- Rom). 3. Cc b nh in t trn c s bn dn (Rom, Ram..).

2/24/2011

56

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

4. Cc b nh t tnh thng dng b nh ngoi Tuy vy trong thc t hin nay ngi ta ch s dng hai loi b nh c bn l b nh Bn dn v B nh t tnh. S phn cp b nh nh sau: Thanh ghi Cache ROM/RAM Storage

Xt t tri qua phi ta nhn thy : - Tc truy nhp gim dn - Gi thnh gim dn - Dung lng tng dn. Cc c trng KT ca b nh: 1. Dung lng n v o l byte (1 byte= 8 bit), kilobyte (1KB= 210 byte= 1024 byte), megabyte (1MB= 210KB=220 byte), gegabyte (1GB= 230byte)... 2. Tc hat ng (tc truy nhp), o bng micro giy (1s=10-6s) hoc nano giy (1ns=10-9s). 3. tin cy khng c chun o lng quc t, ngi ta thng s dng mt i lng l MTBF (Mean Time Between Failures), l i lng c th nguyn thi gian ch tin cy. 4. Gi thnh, kch thc 5. Kh nng c/ghi - B nh c nh - B nh bn c nh - B nh c/ghi. Phn loi b nh bn dn : B nh bn d n B nh c nhROM PROM

B nh bn c nhEPROM EEPROM

B nh c ghiROM RAM

6.3. B nh ROM 6.3.1 Khi nim v ROMB nh ROM c cc thuc tnh sau:

2/24/2011

57

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Ch cho php c ni dung c ghi sn t trc cha trong n. Ni dung ny do ngi iu hnh thit k lp trnh v ghi vo bng mt phng php c bit. - Ngi s dng khng th hoc kh lng thay i c ni dung bn trong n. - Ni dung c ghi trong ROM c tnh cht c nh, khng b mt i theo thi gian hay do s c mt ngun nng lng cung cp. Do nhng thuc tnh trn, ROM c dng khi: - Cha cc chng trnh vn hnh my tnh, chng trnh h tr vic lp trnh hay cc chng trnh gim st vic iu hnh theo cc bc nghim ngt, c nh. - Cc chng trnh ci t cho my tnh chuyn dng ch thc hin mt nhm cc cng vic c gii hn, c lp i lp li c quy lut do cng ngh t ng ho i hi. - Lu gi cc bng biu quan trng c thng xuyn s dng ti nh l cng c cho vic tnh ton, x l ca my tnh v cc thit b lin quan.

6.3.2 Cu trc chung ca ROMROM bao gm c 4 khi c bn: - Mng b nh cha cc v tr nh. n v c bn l nh trong 1 v tr. - Mng mch in iu khin tip nhn cc tn hiu t knh iu khin nhn bit phi lm vic g? - B gii m a ch xc nh v tr nh trong mng b nh. - Mch u ra a ni dung tm thy trong v tr nh ti knh d liu gi n cc thit b c lin quan cn tip nhn ni dung ny.

6.3.3 Cc loi ROMGm 4 loi ROM. 1. ROM mt n (Maskable ROM): Thng tin c ghi vo khi ch to v khng th xo c.

2/24/2011

58

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

2. PROM (Programable ROM): l ROM c kh nng lp trnh c. Thng tin cha trong Rom khi ch to l khng c g. Ngi s dng c th ghi thng tin ln bng thit b np c tn l WORM (Write Once Read Many-Ghi mt ln, c nhiu ln). 3. EPROM (Erasable PROM): Tng t nh PROM nhng c kh nng xo c bng tia cc tm. 4. EEPROM (Electronic Erasable PROM) tng t nh PROM nhng c kh nng xo c bng tn hiu in.

6.4. B nh RAML b nh m ta c th ghi hoc c thng tin trn . Thng tin trn RAM ch mang tnh tm thi trong mt thi gian no v s b mt khi mt in.

6.4.1 Cu trc ca RAMGing nh ROM, RAM gm 4 phn chnh. im khc bit cn quan tm l: Mch iu khin RAM phi c thm u vo R/W iu khin 2 qu trnh c bn trong thao tc ca RAM, l: Ghi d liu vo n vo xut thng tin ra khi n. Mch u ra c kh nng kim sot 2 chiu trc khi cho giao tip vi knh d liu theo nguyn tc la chn: ang c th khng ghi, ang ghi th khng c, ch th 3 c th l ch quyt nh.

6.4.2 Cc loi RAMRAM tnh (SRAM Static RAM) c ch to bng cc Tranzitor, kh ch to, tc truy cp nhanh, thng c dng lm b nh truy cp nhanh (CACHE). RAM ng (DRAM Dynamic RAM) c ch to bng cc t in, d ch to, gi thnh r, tc truy cp thp. Cn c mch b in p (gi l mch lm ti) n nh thng tin.

2/24/2011

59

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 7: B NH C BIT B nh CACHE B nh o

7.1. B nh CACHE 7.1.1 Khi nimL b nh c xy dng bi nhng phn t nh SRAM v c tc truy nhp nhanh. B nh ny thng s dng lu tr tm thi d liu mi truy nhp v c cc chng trnh hay s dng.

7.1.2. V trB nh CACHE nm gia CPU v b nh chnh (RAM), nhm lm tng tc trao i d liu gia cc thnh phn ny. c 2 loi CACHE : s cp v th cpCACHE L1 CACHE L1 L2

CPU

CACHE CACHE L1

CACHE L1 RAM

Hnh 8.1 V tr ca CACHE trong h thng

- CACHE s cp (L1) : l CACHE nm ngay trong CPU (Primary Cache) - CACHE th cp (L2) : l CACHE nm trn bo mch chnh (MainBoard), c tc truy cp chm hn so vi CACHE s cp. (Secondary Cache)

7.1.3. Nguyn tc xy dngCache c xy dng trn c s 2 nguyn l v tra cu b nh (nguyn l v thi gian v nguyn l v khng gian). - Nguyn l thi gian: Mt mc thng tin m c truy cp th n c mt xc sut ln v ngay sau c th c truy cp li. Vd : i:=i+1 ( i trc c truy nhp, i sau li truy nhp n chnh n) - Nguyn l v khng gian: Mt mc thng tin c truy nhp th mc ln cn n cng c truy cp sau . 1 2 3 ....... N Vd: cho mng A: Phn t th 1 c truy nhp th phn t th 2, 3 s c xc sut ln cn c truy nhp.

2/24/2011

60

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

7.1.4. Vai tr- B nh CACHE khng th thiu c trong mt my tnh hin i. Nu khng c CACHE th my s chy chm hn 30% so vi bnh thng khi c CACHE. - Dung lng CACHE cng ln s lm cho tc cng nhanh.

7.1.5. Cc thao tc c ghi trong CACHE- Cache hit: Truy nhp thng tin m thng tin ang trong CACHE. c (READ) l chuyn thng tin t CACHE sang CPU. Ghi (WRITE) l chuyn thng tin t CPU v CACHE. Ghi xuyn thng t CPU CACHE B nh chnh l ng thi ghi c ln Cache v b nh chnh thng qua Cache. Ghi sau (Write Back) thng tin ch c ghi vo b nh Cache m cha c ghi vo b nh chnh. Khi no ng tng ng trn b nh Cache c thay th th phi chuyn thng tin c trong Cache sang b nh chnh a thng tin mi ra Cache. - Cache miss: L truy cp mt thng tin no khng c trong Cache, ta phi c thng tin t b nh chnh vo Cache sau a sang CPU Thao tc c l c t b nh chnh vo Cache v t Cache sang CPU. Thao tc ghi: Ghi thng xuyn qua Cache sang CPU v ghi sau l ghi vo Bus chnh sau ghi sang Cache.

7.1.6. Cc phng php nh x a ch- Phng php nh v trc tip : (Direct Mapping Cache) l phng php nh v khng gian lu tr trong b nh CACHE. Trong mi mt n v lu tr lin kt vi vi ba v tr (gi l cc khi) trong b nh chnh. c im : Tnh kinh t, Hay b Cache Miss -Phng php lin kt y : (Full- Associative Cache) l phng php lu tr ca Cache c th c lin kt vi bt k bt k v tr lu tr no trong b nh chnh. c im : Tc chm, t c Cache Miss - Phng php lin kt khi : (Set- Associative Cache) CACHE c chia thnh 2,4,8 khi nh v trc tip

7.1.7. Cc kiu b nh CACHE.- Cache ghi thng : (Wrie Thought Cache) Thng tin t trong b nh c ra v c gi li, nhng cc thng cc thng tin li c ghi thng vo RAM.2/24/2011 61

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Cache ghi li : (Write Back Cache) Thng tin ghi vo v c ra t b nh u c gi li trong b nh Cache.

7.2. B nh oCui thp nin 50 th b nh mi ch c khong 2000 t. Vi b nh 4096 t 18 bit cho c h iu hnh v cc chng trnh ca ngi s dng. Nh vy ngi lp trnh phi tn nhiu thi gian nn kch thc cc chng trnh sao cho t va trong mt b nh nh. Thng thng phi s dng gii thut tc chm m li tit kim b nh. Gii php t ra cho vn ny l dng b nh ph, nh a chng hn. ngi lp trnh chia chng trnh thnh nhiu gi nh gi l overlay mi overlay t va trong b nh. chy chng trnh,overlay u tn c a vo b nh v chy trong mt khong thi gian. Khi overlay ny hon tt, chng trnh c overlay tip theo v gi overlay ny ... ngi lp trnh phi chi trch nhim tch chng trnh ca mnh, b tr sp t cc overlay cho hp l nht. Vo nm 1961 mt nhm nh khoa hc Anh cp gii php t ng ho qu trnh qun l cc overlay, ngi lp trnh thm ch khng cn bit overlay ang din ra. Phng php ny c gi l phng php b nh o. Phng php b nh o lin quan n cc khi nim v Phn trang hay khung phn trang, cc phng php nh x a ch .

7.2.1. Khi nimB nh o l mt k thut cho php x l mt tin trnh khng c np ton b vo b nh vt l. B nh o m hnh ho b nh nh mt bng lu tr rt ln v ng nht, tch bit hn khi nim khng gian a ch v khng gian vt l. Ngi s dng ch nhn thy v lm vic trong khng gian a ch o, vic chuyn i sang khng gian vt l do h iu hnh thc hin vi s tr gip ca cc c ch phn cng c th. - Cn kt hp k thut swapping n chuyn cc phn ca chng trnh vo-ra gia b nh chnh v b nh ph khi cn thit. - Nh vic tch bit b nh o v b nh vt l, c th t chc mt b nh o c kch thc ln hn b nh vt l. - B nh o cho php gim nh cng vic ca lp trnh vin v h khng cn bn tm n gii hn ca vng nh vt l, cng nh khng cn t chc chng trnh theo cu trc overlays.

2/24/2011

62

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Hnh 7.2. B nh o

7.2.2. Ci t b nh oB nh o thng c thc hin vi k thut phn trang theo yu cu (demand paging). Cng c th s dng k thut phn on theo yu cu ( demand segmentation) ci t b nh o, tuy nhin vic cp pht v thay th cc phn on phc tp hn thao tc trn trang, v kch thc khng bng nhau ca cc on. - Phn trang theo yu cu ( demand paging) Mt h thng phn trang theo yu cu l h thng s dng k thut phn trang kt hp vi k thut swapping. Mt tin trnh c xem nh mt tp cc trang, thng tr trn b nh ph ( thng l a). Khi cn x l, tin trnh s c np vo b nh chnh. Nhng thay v np ton b chng trnh, ch nhng trang cn thit trong thi im hin ti mi c np vo b nh. Nh vy mt trang ch c np vo b nh chnh khi c yu cu. Vi m hnh ny, cn cung cp mt c ch phn cng gip phn bit cc trang ang trong b nh chnh v cc trang trn a. C th s dng li bit validinvalid nhng vi ng ngha mi: valid : trang tng ng l hp l v ang trong b nh chnh . invalid : hoc trang bt hp l (khng thuc v khng gian a ch ca tin trnh) hoc trang hp l nhng ang c lu trn b nh ph. Mt phn t trong bng trang m t cho mt trang khng nm trong b nh chnh, s c nh du invalid v cha a ch ca trang trn b nh ph. - C ch phn cng :

2/24/2011

63

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

C ch phn cng h tr k thut phn trang theo yu cu l s kt hp ca c ch h tr k thut phn trang v k thut swapping: Bng trang: Cu trc bng trang phi cho php phn nh tnh trng ca mt trang l ang nm trong b nh chnh hay b nh ph. B nh ph: B nh ph lu tr nhng trang khng c np vo b nh chnh. B nh ph thng c s dng l a, v vng khng gian a dng lu tr tm cc trang trong k thut swapping c gi l khng gian swapping.

Hnh 7.3 Bng trang vi mt s trang trn b nh phLi trang

Truy xut n mt trang c nh du bt hp l s lm pht sinh mt li trang (page fault). Khi d tm trong bng trang ly cc thng tin cn thit cho vic chuyn i a ch, nu nhn thy trang ang c yu cu truy xut l bt hp l, c ch phn cng s pht sinh mt ngt bo cho h iu hnh. H iu hnh s x l li trang nh sau : + Kim tra truy xut n b nh l hp l hay bt hp l + Nu truy xut bt hp l : kt thc tin trnh + Ngc li : n bc 3 + Tm v tr cha trang mun truy xut trn a. + Tm mt khung trang trng trong b nh chnh : - Nu tm thy : n bc 5

2/24/2011

64

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Nu khng cn khung trang trng, chn mt khung trang nn nhn v chuyn trang nn nhn ra b nh ph (lu ni dung ca trang ang chim gi khung trang ny ln a), cp nht bng trang tng ng ri n bc 5 + Chuyn trang mun truy xut t b nh ph vo b nh chnh : np trang cn truy xut vo khung trang trng chn (hay va mi lm trng) ; cp nht ni dung bng trang, bng khung trang tng ng. + Ti kch hot tin trnh ngi s dng.

Hnh 7.4 Cc giai on x l li trang

2/24/2011

65

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 8: B NH T Phng php lu tr t tnh a t v a t

8.1. Phng php lu tr t tnh1) Vt liu t l g ? L vt c th t ho c tc l bin thnh mt nam chm khi t gn t trng ca mt nam chm hay ca mt dng in 2) Nguyn l c ghi tin trn vt liu t Ghi tin trn vt liu t l lm nhim t hay t ho cc phn t ca n Tn hiu mt -> vt b nhim t Tn hiu 0 vt liu khng b nhim t

Khi nguyn nhn gy ra t ha mt i th t tnh ca vt liu cn gi mi. c:u t nh mt nam chm in.Khi ghi d liu th chiu ca t trng (SN).da trn nguyn tc bin i t thng (t 1->0 hay t 0->1) trong cun dy sinh ra dng in cm ng.Do ch c nhng tin c gi tr 1 v 0 lin tip nhau th c ngha l u t c sai. c ghi trn cc thit b ghi t ngi ta thng dng m iu ch v nhng bin th ca n.Tu vo tng vt liu t ngi ta chn nhng m iu ch khc nhau. Xo d liu trn vt liu t

Cho vt liu t i qua u t v cho ng in xoay chiu qua cun dy c ghi hoc ghi nn d liu c ->d liu c x b mt i 3) u t Thc cht u t l cun dy qun xung quanh mt li st.mun c ghi c phi c s chuyn ng tng i gia vt liu t v u t 4) Phng php lu tr + Phng php iu tn (iu ch tn s FM) Frequency Modulator Dng CD(Clock Data)2/24/2011 66

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

C D

+ Phng php iu tn bin i (l phng php l phng php va iu tn va iu bin) MFM (Modiyf FM)

C

D

M Header

CDM-Clock Data Modify

Sector

Track

8.2. a mm v a mm 8.2.1. T chc ca a mm+ Hnh trn c hai mt (0,1) + Trn mi mt c cc rnh (Track) Mi rnh c cc cung (Sector) Trn mi cung cha mt lng thng tin nht nh V d a mm 1.44 MB c hai mt 40 rnh s cung trn mt rnh l 12 mi cung cha 512 byte +Cluster (Lin cung) ni gia cung cung n vi cung kia a mm mun dng c th phi nh dng trc

8.2.2. Cu trc ca a mma) Boot Record (bng ghi mi khi ng) vng ny cha cc tp khi ng ca HH.n cho BIOS bit

2/24/2011

67

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Cc chng trnh khi ng v iu khin a no. - H iu hnh s dng cc tp khi ng no. b) Directories: Cc th mc cha cc thng tin.Mu th mc ny c th cha cc tp tin v cc th mc con ca khc v to ra mt h thng phn cp c gi l cy th mc. Cy bt ngun t gc (Root) c) FAT (File Allocation Table) Bng nh v File Bng ny cung cp bn dc cho h thng tm v tr tng File.Trong bng Fatc cha cc thng tin v cc Cluster. Mt a mm c KHong 355 n 400 Cluster,cc Cluster c nh du t 2 tr i n ht.Mi Cluster tham chiu 1:1 cc mc thng tin Mt a mm c hai bng FAT (FAT 0 v FAT 1). Mt bng hot ng dng d tr, nu bng hot ng b hng th bng FAT d tr s c cp nhp ngay.

Mi file c mt k t kt thc.H thng bng Fat s dng cho a mm l Fat 12 Code 000h 001h 002-FEFh FF0-FF6h FF7h FF8-FFFh ngha Khng s dng Cluster li Cluster s dng cho 1 File D phng Cluster Bad (hng) cui cng ca mt File

Bng tng kt cc thng s a: Loi a Byte/Secter S Fat a vo th Mc Tng s Secter Fat Secter Sectet/Track 380 Kb 200 2 70h 200h 2 9 720 Kb 200 2 70h 5Ah 3 9 1.2Mb 200 2 EOh 950h 7 Fh 1.44Mb 200 2 EOh B40h 9 12h

2/24/2011

68

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

8.2.3. a mm1) cu to 2) iu khin a mm - Ngt BIOS 13h. + Hm 00h Khi php h a (ch gi hm ny khi c li tuy nhp a) + Hm 01h trng thi a theo trng tha thanh ghi AH + c cc cung ca a Ngt DOS INT 21 Hm 0Dh Khi php a Hm 3Dh M tp v c Hm 3Eh ng tp Dng lnh ca DOS + DIR + COPY + COMPARE So snh Hai tp + Seach tm Tp +Delete(ERASE) xo mt tp +Undel Phc hi tp b xo. +Format nh dng a +Verify Kim tra s c mt cc cung ca a hay tp +Copycon:To tp...

8.3. a cng a cng 8.3.1 a cng:8.3.1.1. Khi nim:

2/24/2011

69

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

L mt a trn bng kim loi (Nhm) Hoc thu tinh c ng knh 14,8,5 1/4 , 3 1/2... trn b mt c ph mt lp mng (0,5-0,7m) cht t tnh gn y l 0,05-1m Pht pho kn hoc l Phot pho cabon 8.3.1.2. Cu trc vt l - Theo l thuyt trc y a cng bao gm mt chng a.Mi a c hai u t,cc rnh,v cc rnh trn mi a c cng bn knh to thnh mt t trc Cylinder.Trn mi a cng chia theo cc cung secter. a cng s dng c chng ta phi phn chia v nh dng cho a bng chng trnh FDISK v Format hoc l cc ttrnh tin ch khc.Qu trnh ny x to ra cc cc thng s sau cho a: + Cc bng Fat:Mi vng phn chia c hai bng Fat ging a mm.Mi Fat chim 41 hoc l 82 Sector ; +Boot:ging Boot recorder ca a mm 8.3.1.3. Cu tc logic Mi a cng c th chia thnh cc Partition (cz) Mi partition c th coi l mt a theo ngha logic. Master Boot nm Sector 1(Sector u),Track 0 (Rnh u tin),Side 0 (Mt u tin)cn Boot Record thng nm Sector 1,Track 1,v Side 0 512 byte u tin Sector 1,Track 0,Side 0 ca a cng gm hai phn: + Phn u t offset 0 n 1BD h l Master Boot (thc cht ch s dng t 0 n 1DHFh) + Phn hai t 1BE h n 1FF h l bng Partition Master Boot l mt on chng trnh ngn np vo Ram t a ch 0:7600h v c thc thi khi boot my. Nhim v ca Master Boot: +Kim tra bng Partition xem Partition c l ch + Np Boot Record ca bng Partition ca ch vo b nh ri chuyn iu khin cho Boot Record n tip tc khi ng my.2/24/2011 70

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Mi Partition c th bao gm mt vi thng s sau ; +Gm hai bng Fat cha bn a ch ch ti cc tp tin v th mc.Tu theo tng h thng (HH) m FAT trong mi Partition c th l:FAT16 (DOS Win95),FAT32(WIN95 OSR/2- WIN98- WIN2000),NTFS (WIN NT), HPFS(OS/2) + Mt Boot Record nm ti v tr Boot Sector ca Partition + Mt th mc gc Root Directory + Cc th mc con do ngi s dng to ra dng cha cc tp tin +cc tp tin chnh l cc d liu trn a * Cu trc ca a cng Master phn Boot FAT 1 Boot b che Sector Phn h thng Boot sector bao gm hai phn Xc nh tham s ca a Cha cc chng trnh phc v np h iu hnh. Kt thc bng 2 byte 55AA Byte 0002h 0304h 0B0Ch 0D0Eh 0E0Fh 10h 1112h 1314h 15h 1617h 1819h 1A1Bh 1C1Dh 1E21h 22h2/24/2011

FAT 2

Root

Data

Gi tr Ch th Jump v chng trnh b ng tn nh sn xut v s phin bn S Byte /Sector S Sector/cluster S sector dnh cho Boot sector S bng FAT s im vo trn th mc gc s sector trn a (Volume) m t mi trng lu tr tin(Media Descriptor Byte) s Sector dnh cho bng FAT s Sector /Track s u t s Sector n s Sector nu kch thc ln hn 32MB S a71

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

23h 24h 2528h 2933h 343Bh 3C200h

D tr ch k Boot sector ni m rng S th t Tp a (Volume) s nhn din h thng tp tin Chng trnh khi ng (Boot Runtime) Boottrap Loader

Bng sector Khi ng (Boot sector) Fat 16 c tng s 216 Cluster Bng cu trc im vo mt th mc gc Byte 0007h 080Ah 0Bh 0C15h 1617h 1819h 1A1Bh 1C1Fh ni dung tn File (c in k t trng) Phn phn loi (c in k t trng) thuc tnh file D tr Gi thay i thng tin cui cng Ngy thay i thng tin cui cng Clustor u tin ca File Kch thc ca File

8.3.2. A CNG8.3.2.1. cu to 8.3.2.2. hot ng 8.3.2.3. b iu khin a cng * S b iu khin

2/24/2011

72

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Gii thch s : A: Clip iu khin B : Ram vi m C : B Vi x L D : ECC logic(Logc kim tra m ECC (error Corecting Code) E : B Phn tch d liu F : Chun IC Ghp ni ST412/506 G: Cc a 4, Tc v chun ghp ni a) tc : Tc ca a tu thuc vo cu trc ca a v thi gian truy nhp ca cng, ph htuc vo tc quay ca Motor,vng nh m v chun giao tip a b) Chun Ghp ni - ST413/560 (chun giao tip ca Segate Technology) chun ny c vi t tnh sau: + Giao tip tun t + Tc thp 5Mbit/s + Dng m MFM sau ci tin m RLL

2/24/2011

73

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

+ Board iu khin Phc tp. ESDI: (Enable Small Interface) xut hin vo u nm 1983: +Tc cao hn ST560 24Mbit/s + S dng m RLL + Board iu khin Phc tp IDE (Intelligent Divce Elictronic) (Intergated Dri Elictronic) i khi ngi ta cn gi l ATA AT Architech + Tc d cao linh hot ln + Dung lng ti a l 528 MB + Khng cn Card iu hp + R tin ETDE:(Enhanced IDE) Chun nng cao ca IDE - ATA2 + Tc cao,linh hot + Dung lng cao > 528 MB + Khng cn card iu hp SCSI (Small computer System interface): l mt loi giao tip cho php gaio tip ghp ni nhiu thit b ngoi vi xut hin u tin vo nm 1986 + Tc truyn thng cao hn IDE + dung lng khng hn ch + phi c card iu khin v t tin -SCSI2-SCSI3 Bng c t a cng Kiu ghp ni Tc truyn Mbit/s Tc truyn ngoi ST560 5 0,6 ESDI 10 1,2 IDE EIDE 1936 32 8 >13 SCSI 1935 10 SCSI2 2541 10

2/24/2011

74

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Track to track Tm kim trung bnh(s) Tc quay vng/pht S a S u c ghi S secter /Track Secter /Disk Byte/Sector S Clyinder Cache nh v u t

20 65 3600 2 4 17 41800 512 615 Khng khng

4 15 3600 3 5 36 192960 512 1072 Khng c

1,52 11 4500 4 7

1,5 14 3800 16 51 853584 512 1024 112 c

1,5 11 4500 4 7

1.5 11 5500 4 7

512 1874 256 c

512 1872 256 c

512 1872 256 c

2/24/2011

75

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 9: B nh quang 9.1. Phng php lu tr quangKhng ging nh cc a cng c ghi d liu ln b mt bng t, a quang s dng cc tnh cht quang hc lu tr d liu. Khi nim track trn a quang cng ging nh a cng, mi track l mt vng trn, tuy nhin a quang cc track l cc vng trn h ni tip nhau. Trn a quang c cc rnh theo hnh xon chn c t trong ra ngoi (khng ging nh cc track ng tm a cng) cha cc chm sng (c kh nng phn x tia sng n) v ti (khng phi x hoc phn x yu i vi tia sng chiu vo), tia nh sng (thng l tia laser c cng sut thp) c cc chm v chuyn sang tn hiu nh phn. Tia sng khi chiu vo b mt a quang nu gp mt im sng, tia sng s c phn x ngc l ngun pht sng, khi gp mt im ti, tia laser khng phn x ngc li bi im ti hp th tia sng (chuyn ho chng thnh nhit nng nn a quang thng nng ln khi lm vic). Ti a quang, trn ng chiu ca tia sng c h lng knh phn x tia sng truyn ngc li (khi chiu vo im sng) khng chuyn tia sng ny v ngun pht, m i hng chng n mt b cm bin nhn tn hiu (thng l cc it cm quang). Tn hiu nhn c dng nh phn, tng ng vi im sng v ti cho kt qu 1 v 0.

9.2. a quang v a quang 9.2.1. a quangMt kiu lu tr quang hc thng c s dng nht l CD. Cc CD c sn xut t polycarbonat plastic c cc l nh, cc l nh ny c sp xp theo hnh xon c xung quanh a, l cc l dng biu th d liu. Trn polycarbonat ny l mt lp vt liu phn chiu mng, thng l aluminum hay vng v trn l mt lp acrylic bo v a. Khi mt CD ang c, tia laser s p vo lp polycarbonat v c phn chiu vo lp vt liu phn chiu. Tia laser phn chiu quay tr li c pht hin bng mt cm bin quang, dng chuyn i tn hiu tia laser nhn c thnh tn hiu in. Ph

2/24/2011

76

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

thuc vo tia laser tp trung vo cc l hng khc nhau th tn hiu in thu c cng s khc nhau v tia phn chiu khc nhau. S khc nhau trong cc tn hiu in l cch mt my tnh c th c d liu trn a CD nh th no. l trng hp i vi cc CD thng thng, nhng vic ghi d liu ln cc a CD nh th no? Mt CD-R cng tng t nh mt CD trong cu trc chung ca n ngoi tr c hai kha cnh chnh. u tin l n khng c cc l. Th hai, gia polycarbonat v aluminum phn chiu c mt lp thuc nhum trong sut. lu d liu vo CD-R, tia laser dng ghi c tp trung vo phn xon c mun ghi (ng xon c ny khng tn ti cho ti khi bn to n bng vic ghi d liu ln) v nung nng lp thuc nhum. Cc thuc tnh ha hc ca lp thuc nhum thay i tng ng m ca n vi nhit t nng. V vy tia laser dng ghi c th chuyn ng dc theo ng xon c v thay i m ca cc vng nh, s khc bit trong m th hin ra d liu l cc con s 1 v 0. D liu sau c c t CD-R theo cch nh mt CD. CD-R ch c th c ghi mt ln. iu ny l bi v khi lm lp thuc nhum thay i th bn khng th lm cho n trong sut li c ln na. Vy sau CD-R l g? CD-RW s dng lp thuc nhum khc, lc u c mu c, sau khi c t nng c mu trong sut. Thuc nhum ny cng c thuc tnh kh th v l c th tr li trng thi ban u nu c t nng n mt nhit cao hn. iu ny cho php bn d dng xa cc d liu c lu trn a trc .

2/24/2011

77

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Cc a DVD lm vic cng ging nh a CD. Cc a ny c th lu nhiu d liu hn a CD v v bn cht chng gm nhiu a CD mng c ct tr trn mt DVD. iu c to t mt s lp polycarbonat v vt liu phn chiu. Cc tia laser v cm bin quang cng c nhiu ci tin hn, trong tia laser c kh nng xuyn qua cc lp khc nhau v cm bin quang cng c th pht hin c tt c cc lp khc nhau . C mt s phng php chung trong vic lu tr d liu mi. Bn hy n c phn tip theo ca bi bo, trong phn chng ti s gii thiu cho cc bn mt s k thut mi nh b nh pulse-change v b nh holographic.

9.2.2. a quang a quang l mt loi thit b dng c a quang, n s dng mt loi thit b pht ra mt tia laser chiu vo b mt a quang v phn x li trn u thu v c gii m thnh tn hiu. Bi ny vit v nhng a quang c s dng trong cc my vi tnh bao gm c d liu (Read-only) v c-ghi kt hp (Burn and Read) Tiu chun nh gi cht lng ca CD Rom: Chng loi CD Rom

2/24/2011

78

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Tc c d liu ca CD Rom : Tc c d liu ca CD Rom c tnh bng s X 1X c tc truy cp d liu l 150KB => 10X s c tc truy cp l 10 x 150K = 1.500KB => 48X c tc truy cp l 48 x 150K = 7200KB => 52X c tc truy cp l 52 x 150K = 7800KB S khi ca a CD Rom Lazer pickup : L mt c, c nhim v c d liu ghi trn a v i ra tn hiu in dng tn hiu s 0,1. Mch tch tn hiu : khuch i tn hiu t mt c sau tch ra hai thnh phn => Tn hiu iu khin : L cc tn hiu sai lch c cc tia lazer ph pht hin cung cp cho mch to p iu khin => Tn hiu s : L tn hiu chnh ta cn thu c, tn hiu ny c ua sang IC s l tn hiu s trc khi chuyn v b nh my tnh Mch to p iu khin : To in p iu khin iu khin mt c hng tia lazer c ng ng track v hi t ng trn b mt a, ngoi ra mch iu khin cn iu khin tc quay ca a . Mch khuch i thc Moto : Khuch i tn hiu iu khin cung cp cho Moto v cc cun dy trn mt c . IC x l tn hiu s : X l tn hiu thu c t mt c sau gi theo ng Bus v b nh chnh ca my2/24/2011 79

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Cu to ca mt c Cun Tracking : iu khin im hi t lch theo phng ngang c ng tm ng Cun Focus : iu khin im hi t ln xung theo phng ng hi t ng trn mt a . A,B,C,D L cc Diode i nh sng lazer thnh dng in, 4 diode ny c ra tn hiu chnh v pht hin sai lch hi t E,F l hai Diode pht hin sai lch tracking LD ( Lazer Diode ) l Diode pht ra tia lazer MD (Monitor Diode ) l Diode gim st bo v cho mch t ng iu khin cng sut tia lazer Bin tr : Chnh kch mt khi tia lazer b yu B c ca CD Rom B phn ra vo ca a. Bao gm : + M t Loading + Dy cu loa + H bnh rng truyn ng + Khay a B phn dch chuyn cm mt c. Bao gm + M t Sleed + H bnh rng + Thanh trt M t quay a : M t Spind Cm mt c : Lazer Pickup

2/24/2011

80

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 10: Thc hnh

PHN TCH CU TO BN TRONG CA B NH V CC A a cng a CD-Rewrite v DVD-Rewrite USB Flash

10.1. a cngCu to bn trong ca a cng HDD chia thnh nm phn c bn nh sau: Khung sn cng (Base Casting): Cha tt c thnh phn bn trong ca cng, c gn c nh vo my tnh. Hai bn cnh thng c dn tem bo hnh ca ni bn. V th khi gn nh cn thn v nh nhng trnh lm try cnh hay rch tem. a t (Platter): Ni cha d liu ca a cng. Bao gm mt hoc nhiu lp a mng t trn mt mt c tc quay rt cao. Ch mt chn ng nh cng c th lm mt chy khng n nh khin a b ku v gim tc truy xut d liu.

-

- u c (Head): c gn trn kim v p st b mt a, khi quay vi tc cao s xut hin dng khng kh thi vo gip nng u c ln khi mt a. Thng c cc li: - H u c: Khi c chn ng, u c dp mnh xung, lm gi b gy, gy ra h u c. - Try mt a: Do h xung qu mnh, ngoi gy gi cn c kh nng u c gy ra mt vt lm trn b mt a to nn ng xc. Mt khc u c lc ny b dnh bn khi di chuyn n cc v tr khc s pht tn cht bn ra khp b mt a. - Kim t (Actuator Arm): t gia hai thanh nam chm trn trc quay c gn bc n, mt cun dy ng xen vo gia hai thanh nam chm. Khi c dng in chy qua lm thay i t trng khin cho kim t c th dch chuyn d dng trn mt da. Thng c cc li sau: - Ku ln khi c: bc n b xc nn kim c dch chuyn s pht ting ku. - Kim t dch chuyn sai cng lm try mt a hay gy u c.

2/24/2011

81

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

- Bo mch (Logic Board): Thnh phn quan trng iu khin mi hot ng ca a cng. N c cu to gm nhiu linh kin in t rt nh. V vy, nu khng cn thn, cc va chm v hin tng tnh in (phng in) c th gy rn nt cng nh n chp.Khi board mch li s gy ra hin tng my tnh khng nhn c a cng, hay khng Fdisk v Format a c.

10.2. a CD-Rewrite v DVD-Rewrite

Khi u quang (mt c): Chu trch nhim c v ghi d liu ln b mt a. va c th c v ghi d liu, mt c c kh nng pht ra ba loi tia laser c cng sut khc nhau. Tia c nng lng ln nht lm nhim v ghi d liu. Tia c nng lng thp hn hn c tc dng xa d liu v tia c nng lng thp nht c dng c d liu nh cc a CD-ROM thng thng. Khi iu khin: l mt cm thit b c hc bao gm thao tc quay a, dch chuyn khi u quang v np/tr a c b vi x l iu khin thng qua cc IC servo kim sot tc quay ca a t 200 n 500 vng/pht i vi CD-ROM v 350 n 500 vng/pht i vi DVD ty thuc vo v tr mt c/ghi trn a. Khi mt c/ghi cc track gn tm a th vn tc quay ca a cao, vn tc quay s gim dn khi mt c lm vic vi cc track cch xa tm a. B vi x l cn nhn tn hiu d sai t khi x l d liu hiu chnh mt c sao cho t c hi t chm tia ti u nht. Khi x l d liu: nhn d liu th (RF) t khi u quang, gii iu ch tn hiu tr li d liu nh phn dng nguyn thu, tch ly cc tn hiu ng b phi hp vi khi vi x l nhm hiu chnh khi u quang hi t chnh xc trn mt a

Cc loi a quang lu d liu nh th no?B mt ca cc loi a quang c cu trc thnh cc vng trn ng tm gi l track vi khong cch mi track l 1.6 mi-cr-mt. Thc t d liu c lu tr l cc hc (pit) rt nh, trn b mt lp bc bao ph a. Hc ny gm cc vng phn chiu v cc vng khng phn chiu. Cc vng phn chiu biu th cho gi tr 1 v

2/24/2011

82

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

cc vng khng phn chiu biu th cho gi tr 0 ca h nh phn. Khi c trn b mt a, tia laser ca mt c trn cc a CD-ROM ch nhn bit c cc vng phn chiu v khng phn chiu trn a ri cho ra cc tn hiu 10 tng ng

Cu trc cc a CD-Rewite (CD-RW) nh th no c th c v ghi li nhiu ln?Cng nh cc loi a CD-R (chnh l nh dng CD-ROM sau khi c ghi d liu), a CD-RW cng c cu to bi cht do tng hp lm nn, mt lp mng kim loi c tnh phn chiu, lp bo v bn ngoi. Phn lp chnh lu tr d liu c lm t cht hu c trng hp (polymer). i vi a CD-R, lp cht ny ch thay i mt ln ri tr nn bn vng. Ngc li, i vi a CD-RW, phn lp lu tr c thay th bng mt loi hp kim c kh nng trong sut khi b t nng vi mt nhit thch hp v m i khi b t nng nhit cao hn. Cc vng trong sut s cho php lp kim loi trn a phn chiu tt hn trong khi cc vng m s khng phn chiu tia laser do mt c pht ra. Nh cu trc linh hot c th thay i ca lp lu tr d liu m a CD-RW c th c ti cu trc li (xa d liu c v thay th bng d liu mi).

CD-Rewrite c/ghi d liu ln a nh th no?Ghi d liu ln a thc cht l ti cu trc li b mt ca phn lp lu tr d liu trn a.Trong sut qu trnh ghi, mt c s pht ra tia laser c bc sng thp nht (mc nng lng cao nht) ghi a. Tia laser ny pht ra chm tia c cng sut cao, lm cho ti im hi t tia c nhit lm nng chy phn lp lu tr d liu (khong 500 n 700 C). Sau khi ngui trong khong thi gian rt ngn, chng to thnh cc vng phn chiu (biu din trng thi 1) v vng khng phn chiu (biu din trng thi 0). Cc vng ny (mang thng tin d liu mi) khc vi cc vng trc khi ghi d liu (mang thng tin d liu c). Khi ch c, mt c s dng tia laser c mc nng lng thp nht c a. N c th d dng nhn ra cu trc mi c thay i trn b mt a.

Du "+" v "-" (V d DVD-R v DVD+R) c ngha l g?N l hai chun nh dng a DVD c th ghi c do nhm cc nh sn xut ghi a DVD a ra. DVD-R (gi l DVD-gch-R hay DVD-tr-R) ra i u tin v c hai loi: DVD-R for General (G) v DVD-R for Authoring (A). DVD-R (G) phc v cc nhu cu rng ri v DVD-R (A) dnh cho mc ch chuyn nghip. a c DVD thng dng c th c hai nh dng ny nhng ghi c chng, bn cn s dng a ghi h tr nh dng tng ng. DVD-RW l nh dng a

2/24/2011

83

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

DVD-R c th ghi li nhiu ln. DVD+R l phin bn ch ghi c mt ln ca DVD+RW. Trc y, hai nh dng DVD v DVD+ xung khc ti mc khng th chung sng ha bnh vi nhau. Trn th trng xut hin nhng ghi hoc theo nh dng DVD- hoc theo DVD+, nhng hin nay ghi DVD c th ghi c c hai nh dng DVD- v DVD+ gi l Dual DVD DVDRW

10.3. USB FlashMt USB flash loi thng thng c cc thnh phn sau: Bn mch in nh cha cc linh kin in t cng mt (hoc nhiu) chip nh flash hn trc tip trn mch in. u cm kt ni vi cc cng USB; cc kt ni thng s dng chun A cho php chng kt ni trc tip vi cc khe cm USB trn my tnh(Xem thm hnh minh ho v cc chun ti bi USB) V bo v: Ton b bn mch in, chip nh flash nm trong mt v bo v kim loi hoc nha gip n chc chn ( c th cho vo ti, lm mc cha kha v.v...) Ch c u kt ni USB nm ngoi v bo v ny v thng c mt np y cho n. V bo v thng c thit k a dng nhm hp dn ngi s dng, c nhng loi USB c kh nng chng thm t, chng sc. Ny gt chng ghi: Mt s USB flash c thit k ny gt chng ghi, tuy nhin chng ch c ngha khng cho php h iu hnh ghi hoc sa i d liu vo . n bo hot ng: a phn cc USB flash c mt n bo nh hin th ch lm vic ca n (n ny l mt it LED nh gn trn bo mch ca , c mu khc nhau tu hng). Cch bo hiu s hot ng ny cng khng c thng nht gia cc hng sn xut: c loi USB sng n l trng thi ang c hoc ghi v ngc li tt n l ngh, c loi sng n l ngh v tt n l c/ghi (trong qu trnh c/ghi chng sng tt lin tc nn to s nhp nhy) hoc cc hnh thc bo hiu khc, ngi s dng nn quan st sau mt vi ln bit chnh xc trng thi trnh tho thit b khi chng ang lm vic.

2/24/2011

84

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Dy eo, mc khol cc phn ph c th c bn km theo USB flash, chng l thit b ph, c th khng cn thit i vi mt s ngi s dng. truy cp d liu trong flash, ta cn kt ni vi my tnh hoc cm vo mt USB host controller hoc mt USB hub. Cc USB flash ch hot ng khi c cm vo mt u ni USB v c cp in bi u ni ny (chng s dng ngun in 5Vdc t my tnh).

2/24/2011

85

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 11: CU TO CHUNG B VI X L Lch s pht trin ca b vi x l Cu trc b vi x l 8086 Mt h vi x l c gi l mt h thng trong bao gm: - n v nhp xut: c s dng nhp v xut s liu, d liu. - n v x l: X l cc d liu nhp vo, sau xut ra cc thit b ra. - B nh: Lu tr thng tin, d liu trong qu trnh x l Trn th t, c rt nhiu hng ch to b vi x l cho cc my vi tnh nh: IBM, Intel, Cyrix, AMD, Motorola.... Nhng thng dng nht vn l b vi x l ca Intel.

11.1. Lch s pht trin ca b vi x lCc b vi x l ca Intel c pht trin qua cc thi k nh sau: Nm 1971, Intel a ra b vi x l 4004 vi 4 bit d liu, 12 bit a ch; 0,8MHz Nm 1972, b vi x l Intel 8080 ra i vi 8bit d liu, 12 bit a ch; tc x l 0,8-5MHz Nm 1974, b vi x l Intel 8085 ra i vi 8bit d liu, 16 bit a ch; tc x l 5MHz Nm 1978, b vi x l Intel 8086 ra i vi 16bit d liu, 20 bit a ch; tc x l 10MHz Nm 1979, b vi x l Intel 8088 ra i nhm mc ch gim gi b vi x l v tng thch vi h thng 8086 c Nm 1982 b vi x l 80286 ra i vi 16bit d liu, 20 bit a ch, tc x l l 20MHz c th nh a ch ch bo v v ch thc. Nm 1985-1988, b vi x l 80386 ra i vi 32 bit d liu v 32 bit a ch tc x l 33-40MHz Nm 1989, b vi x l 80486 ra i vi 32 bit d liu v 32 bit a ch tc x l 50-60MHz Nm 1993, b vi x l Pentium ra i vi 64 bit d liu, tc x l 100MHz Sau l cc b vi x l Pentium Pro,Pentium II, Pentium III, Celeron, Pentium 4, Pentium Duo Core, Core 2 Duo...

2/24/2011

86

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

11.2. Cu trc b vi x l 8086 11.2.1. S khiE.U (execution unit)Bus a ch (20 bit)

B.I.U (Bus interfaceBus d li u

AXCc thanh ghi a n ng

A ccumulator Base Count Data Stack pointer Base pointer Source indexDestination index

Cc thanh ghi con tr v ch s

BX CX DX SP BP SI DI

Code segment Data segment

Stack segment Extra segmentIntruction pointer

CS DS SS ES IP

Cc thanh ghi o n v con tr l nh

Bus trong c a CPU 8 bit d li u 20 bit a

Bus d li u

ALU (16 bit)Logic i u khi n Bus

Cc thanh ghi t m th i

Bus ngoi

ALU

Kh i i u khi n c a EU

m l nh (hng Thanh ghi c

i l nh)

(6 byte cho 8086)

Hnh 2.1 : S

c u trc bn trong b vi x l 8086/8088

11.2.2. Gii thch cc thnh phn trong s Khi phi ghp Bus (Bus Interface Unit - BIU)

2/24/2011

87

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Khi thc hin lnh (Execution Unit - EU) n v EU n v EU ca 8086 v 8088 l ging nhau n bao gm ALU, cc thanh ghi c, thanh ghi m v cc thanh ghi a nng. Cc knh truyn d liu bn trong EU u l 16 bit. EU khng ni trc tip vi th gii bn ngoi, n ly lnh t hng i lnh ca BIU . Nu lnh cn truy xut b nh hoc cng vo/ra (l ni lin h vi thit b ngoi vi ) th EU yu cu BIU nhn hoc gi d liu. Tt c cc a ch m BIU thao tc u l 16 bit, khi gi sang cho BIU s sp t li to thnh a ch vt l 20 bit pht ra cc chn ra a ch ca chip. n v BIU n v BIU thc hin tt c cc thao tc vi Bus m BIU yu cu, ngoi ra khi BIU ang thc hin mt lnh, th BIU c th ly lnh t b nh v t trong hng i lnh. Hng i lnh ca 8086 di 6 byte, ca 8088 di 4 byte. Vic ly lnh v ca BIU v vic thc hin lnh ca BIU thc hin song song vi nhau (tr mt s trng hp ngoi l) lm cho hiu nng ca vi x l tng ln. 11.2.3. Mt s khi nim c bn * Pipelining: L mt phng php x l lnh trn mt ng ng lnh, c th x l nhiu lnh ng thi trong cng mt khong thi gian. Trong khi lnh ny ang c x l th lnh tip sau n c nhn vo...

Chng ta c th so snh phng php x l bng pipeline v phng php x l dng lnh tun t nh hai hnh di y:Time Instruction 11 2 3 4 1 2 3 4 1 2

Instruction 2

a)Instruction 11 2 1 3 2 1 4 3 2 1 4 3 2 4 3

Instruction 3Time

Instruction 2

Instruction 3

b)

Instruction 4

4

Hnh 1.2. So snh pipeline v tun t a) X l bng Pipeline* CISC, RISC v VLIW CISC Complex Instruction Set Computer (My tnh vi tp lnh y )

b) X l tun t

2/24/2011

88

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

RISC Reduced Instruction Set Computer (My tnh vi tp lnh rt gn) VLIW Very Long Instruction Word (My tnh vi t lnh cc di)

V c bn, cng ngh hin nay vn da trn c s b vi x l CISC v RISC. Chng ta c th so snh s b v hai cng ngh ny:

RISC Cu thnh t mt vi lnh n Cc lnh c thc thi bng phn cng Kch thc ca mt lnh v thi gian thc thi ca mi lnh gn nh nhau

CISC y vi phn cp Cc lnh c thc thi bng cc vi chng trnh Kch thc v thi gian thc hin ca cc lnh khc nhau.

2/24/2011

89

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Bi 12: TP THANH GHI CA B VI X L 8086B vi x l 8086 c 14 thanh ghi vi kch thc mi thanh ghi l 16bit c sp xp theo cc nhm khc nhau:Cc thanh ghi d liu

AH BH CH DH SP BP SI DIThanh ghi con tr lnh :

AL BL CL DL

Accumulator Register Base Register Count Register Data RegisterSI, DI, SP, BP

Cc thanh ghi con tr v ch s :

Stack Pointer Base Pointer Source Index Destination IndexIP

IPThanh ghi c

Instruction Pointer Flag Register Code Segment Data Segment Stack Segment Extra Segment

FlagCc thanh ghi on : CS, DS, ES, SS

CS DS SS ES

12.1. Cc thanh ghi d liuMc d b vi x l c th thao tc vi d liu b nh nhng mt lnh nh vy s c thc hin nhanh hn (cn t chu k ng h hn), nu d liu c lu trong cc thanh ghi. cng l nguyn nhn ti sao ngy nay cc b vi x l c sn xut vi xu hng c nhiu thanh ghi hn. Vi cc thanh ghi d liu cc byte thp v byte cao c th c truy nhp mt cch ring bit, s dng tng 8 bit mt cch rieng r. Byte cao ca thanh ghi AX c gi l AH v cc byte thp c gi l AL. Tng t cho cc thanh ghi BX, CX, DX c BH, BL, CH, CL, DH, DL. Chc nng chuyn bit ca tng thanh ghi d liu : Thanh ghi AX (thanh ghi cha- Accumulator register) AX l thanh ghi c s dng nhiu nht trong cc lnh s hc, logic, v chuyn d liu bi v vic s dng chng to ra m my ngn nht.

2/24/2011

90

COMPUTER ARCHITECTURE

Faculty of Informatic Technology

Trong cc php ton nhn chia mt trong cc s hng tham gia phi c cha trong thanh ghi AX (nu l 16 bit) v AL (nu l 8 bit). Cc thao tc vo ra cng s dng thanh ghi AX hoc AL. Thanh ghi BX (thanh ghi c s- Base register) Thanh ghi ny ngoi vic thao tc d liu n thng cha a ch c s ca mt bng dng cho lnh XLAT.(dch AL thnh 1 gi tr trong bng BX) Thanh ghi CX (thanh ghi m- Count register) Vic xy dng mt chng trnh lp c thc hin d dng bng cch s dng thanh ghi CX, trong CX ng vai tr b m s vng lp (REP, LOOP). CL c dng lm b m trong cc lnh dch v quay bit. Thanh ghi DX (thanh ghi d liu - Data register) DX v AX cng c s dng trong cc thao tc ca php nhn hoc chia cc s 16 bit. DX cn c s dng cha a ch ca cc cng trong cc lnh vo ra d liu trc tip (In/Out).

12.2. Cc thanh ghi on :

CS, DS, ES, SS

Khi BIU a ra trn Bus a ch 20 bit a ch, nh vy 8088 c kh nng phn bit c 220= 1. 048. 576 = 1 Mbyte nh. Ni cch khc kh