1
An 8kV Series-Connected MOSFETs Module that Requires One Single Gate Driver Tianjun Long, Lei Pang, Geqi Li, Chenhui Zhou, Mingtian Ye, Xuanyu Chen, Qiaogen Zhang Key Laboratory of Electrical Insulation for Power Equipment Xi’an Jiaotong University, Xi’an, China INTRODUCTION Repetitive frequency nanosecond pulse technology has extensive application prospects in many fields such as material processing, chemical synthesis, biomedicine, disinfection and sterilization, and environmental protection. Nowadays, higher requirements have been put forward for nanosecond pulse generators in miniaturization, stability, and waveform controllability. This paper has designed a new series-connected MOSFETs structure which only requires one single external gate driver to control it. The pulse generator using only one MOSFETs module can generate a square pulse that has 10kHz repetitive frequency, 8kV voltage magnitude and 15ns rise time. OPERATING PRINCIPLE 1. Off state: The driver output maintains a negative level and all the MOSFETs are in the off state. And the gate trigger capacitors C 2 to C 10 are charged to source potentials of M 2 to M 10 through Corresponding bleeder resistors R 12 to R 20 . 2. Turn on process: The drive output rises from negative level to positive level. M 1 is first turned on, its drain-source voltage drops rapidly. That is, the source potential of M 2 drops rapidly. The opening process of M 1 will cause the trigger capacitor C 2 to perform a quick charge on the gate capacitance C GS2 of M 2 . When the voltage of C GS2 reaches the opening threshold of M 2 , M 2 will also turn on. Similarly, the turn-on of M 1 and M 2 will cause the trigger capacitor C 3 to charge the gate capacitor C GS3 of M 3 , and so on. Finally, all the MOSFETs will enter the open process. 3. On-state: The driver output maintains a positive level and all MOSFETs are on. The the series module quickly connects the main capacitor and the load in parallel. This results in a pulsed voltage waveform on the load. 4. Turn off process: The drive output goes from a positive level to a negative level, M 1 starts to turn off, and its drain- source voltage starts to rise. The gate capacitance C GS2 of M 2 starts to charge the trigger capacitor C 2 . The voltage on C GS2 continues to decrease, and after its voltage is less than the threshold voltage of M 2 , M 2 begins to enter the turn off process. Similarly, M 3 to M 10 will also enter the turn off process, the voltage transferred from the load to the series- connected MOSFETs, and a work cycle is completed. EXPERIMENT AND SIMULATION The U DS of the first four MOSFETs was measured by using a differential probe. The U DS of the first four MOSFETs is shown in Figure 3. The 7kV is regular and the 9kV is chaotic. The simulation result is shown in Figure 4. From the simulation results, it can be seen that from M 1 to M 10 , the sequence is in turn in order of progression. This is consistent with the previous theoretical analysis, but the order of completion of the opening is exactly the opposite. That is, the higher stage MOSFET has the faster opening speed. It can be seen from the gate waveform that the gates of M 2 ~M 10 are overvoltage triggered waveforms, with the M 10 gate voltage peaking at about 55V. It is this overvoltage trigger waveform that results in faster gate charging speeds for higher stage MOSFETs, resulting in turn-on synchronization issues in previous experiments. Fig. 1. The circuit structure of the pulse generator. Fig. 2. The output voltage of the pulse generator. OUTPUT VOLTAGE The output voltage of the pulse generator is shown in Figure 2. The leading edge time of 7kV output is 25ns, and the leading edge is not oscillating. But the leading edge time of 8kV and 9kV output is 35ns, and the leading edges are oscillating. CONCLUSION A new Series-Connected MOSFETs structure was proposed which requires only one single gate driver. The work reliability of the series module was verified through experiments. The reason of the waveform oscillation was explained through simulation. The next research will focus in using an overvoltage driver to trigger the first MOSFET to improve the synchronization of the series module. (a) Output voltage 7kV (b) Output voltage 9kV Fig. 3. The U DS of the first four MOSFETs. (a) Leading edge of U DS (b) Leading edge of U GS Fig. 4. The simulation result.

é¾ å¤©éª 2018IPMHVC poster.ppt [å ¼å®¹æ¨¡å¼ ]€¦ · Title: Microsoft PowerPoint - é¾ å¤©éª 2018IPMHVC poster.ppt [å ¼å®¹æ¨¡å¼ ] Author: longtianjun

  • Upload
    others

  • View
    5

  • Download
    0

Embed Size (px)

Citation preview

Page 1: é¾ å¤©éª 2018IPMHVC poster.ppt [å ¼å®¹æ¨¡å¼ ]€¦ · Title: Microsoft PowerPoint - é¾ å¤©éª 2018IPMHVC poster.ppt [å ¼å®¹æ¨¡å¼ ] Author: longtianjun

An 8kV Series-Connected MOSFETs Module that Requires One Single Gate Driver

Tianjun Long, Lei Pang, Geqi Li, Chenhui Zhou, Mingtian Ye, Xuanyu Chen, Qiaogen ZhangKey Laboratory of Electrical Insulation for Power Equipment

Xi’an Jiaotong University, Xi’an, ChinaINTRODUCTION

Repetitive frequency nanosecond pulse technology has extensive application prospects in many fields such as material processing, chemical synthesis, biomedicine, disinfection and sterilization, and environmental protection. Nowadays, higher requirements have been put forward for nanosecond pulse generators in miniaturization, stability, and waveform controllability.

This paper has designed a new series-connected MOSFETs structure which only requires one single external gate driver to control it. The pulse generator using only one MOSFETs module can generate a square pulse that has 10kHz repetitive frequency, 8kV voltage magnitude and 15ns rise time.

OPERATING PRINCIPLE1. Off state: The driver output maintains a negative level and all the MOSFETs are in the off state. And the gate trigger capacitors C2 to C10 are charged to source potentials of M2 to M10 through Corresponding bleeder resistors R12 to R20.2. Turn on process: The drive output rises from negative level to positive level. M1 is first turned on, its drain-source voltage drops rapidly. That is, the source potential of M2drops rapidly. The opening process of M1 will cause the trigger capacitor C2 to perform a quick charge on the gate capacitance CGS2 of M2. When the voltage of CGS2 reaches the opening threshold of M2, M2 will also turn on. Similarly, the turn-on of M1 and M2 will cause the trigger capacitor C3 to charge the gate capacitor CGS3 of M3, and so on. Finally, all the MOSFETs will enter the open process.3. On-state: The driver output maintains a positive level and all MOSFETs are on. The the series module quickly connects the main capacitor and the load in parallel. This results in a pulsed voltage waveform on the load. 4. Turn off process: The drive output goes from a positive level to a negative level, M1 starts to turn off, and its drain-source voltage starts to rise. The gate capacitance CGS2 of M2 starts to charge the trigger capacitor C2. The voltage on CGS2 continues to decrease, and after its voltage is less than the threshold voltage of M2, M2 begins to enter the turn off process. Similarly, M3 to M10 will also enter the turn off process, the voltage transferred from the load to the series-connected MOSFETs, and a work cycle is completed.

EXPERIMENT AND SIMULATIONThe UDS of the first four MOSFETs was measured by using a

differential probe. The UDS of the first four MOSFETs is shown inFigure 3. The 7kV is regular and the 9kV is chaotic.

The simulation result is shown in Figure 4. From the simulationresults, it can be seen that from M1 to M10, the sequence is in turn inorder of progression. This is consistent with the previous theoreticalanalysis, but the order of completion of the opening is exactly theopposite. That is, the higher stage MOSFET has the faster openingspeed. It can be seen from the gate waveform that the gates of M2~M10are overvoltage triggered waveforms, with the M10 gate voltagepeaking at about 55V. It is this overvoltage trigger waveform thatresults in faster gate charging speeds for higher stage MOSFETs,resulting in turn-on synchronization issues in previous experiments.

r

Fig. 1. The circuit structure of the pulse generator.

Fig. 2. The output voltage of the pulse generator.

OUTPUT VOLTAGEThe output voltage of the pulse

generator is shown in Figure 2. The leading edge time of 7kV output is 25ns, and the leading edge is not oscillating. But the leading edge time of 8kV and 9kV output is 35ns, and the leading edges are oscillating.

CONCLUSIONA new Series-Connected MOSFETs structure was proposed which

requires only one single gate driver. The work reliability of the seriesmodule was verified through experiments. The reason of the waveformoscillation was explained through simulation. The next research willfocus in using an overvoltage driver to trigger the first MOSFET toimprove the synchronization of the series module.

(a) Output voltage 7kV (b) Output voltage 9kVFig. 3. The UDS of the first four MOSFETs.

(a) Leading edge of UDS (b) Leading edge of UGSFig. 4. The simulation result.