5
Review Test Subject: Digital Test training course review 2022-07-19 Prepared By: Beatrice Pradarelli Test Concepts Based on the information in a data sheet, what are the different tests applied to a digital circuit? ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… What is a continuity test? What are the other names used for this test? ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… What are the levels to apply to the following pins for a functional test? Input pins Vil Vih CP DS0, DS7 S0, S1 Output pins Vol Voh Q0, Q7 What is the definition of the propagation delay time of an output pin? ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… What is the definition of the setup time of an input pin? ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………………………………………………………… Considering a 20MHz tester period and the following drive and receive edges definitions, use the graph below to represent the timing (waveform + edge) of each pin in one period: 1/5

ReviewTest_template2

Embed Size (px)

DESCRIPTION

Labs m1 Rabat June2011

Citation preview

Page 1: ReviewTest_template2

Review TestSubject: Digital Test training course review

2023-04-18

Prepared By: Beatrice Pradarelli

Test Concepts Based on the information in a data sheet, what are the different tests applied to a digital circuit?……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… What is a continuity test? What are the other names used for this test?……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… What are the levels to apply to the following pins for a functional test?

Input pins Vil VihCPDS0, DS7S0, S1Output pins Vol VohQ0, Q7

What is the definition of the propagation delay time of an output pin?

………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What is the definition of the setup time of an input pin?

………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

Considering a 20MHz tester period and the following drive and receive edges definitions, use the graph below to represent the timing (waveform + edge) of each pin in one period:

Input pins Shape d1(ns) d2(ns)CP RZ 10 40DS0, DS7 NRZ 0 -MR_ RO 10 20S0, S1 NRZ 5 -Output pins Shape r1(ns)IO[0 :7] Edge H 45 -Q0, Q7 Edge L 45 -The shape of the pin CP is given as an example:

1/4

Page 2: ReviewTest_template2

Review TestSubject: Digital Test training course review

2023-04-18

Prepared By: Beatrice Pradarelli

SmarTest Hardware

What are the main advantages to use an industrial tester rather than individual lab equipment to verify integrated circuits?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What are the main components available inside the tester to create an electrical signal to be sent to the DUT (Device Under Test)?……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

SmarTest Software

What means “using SmarTest online” and “using SmarTest offline”?……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

2/4

10 20 30 40 500

CPMR_S0S1DS0DS7IO/0IO/1IO/2IO/3IO/4IO/5IO/6IO/7Q0Q7

ns

Tester period

Page 3: ReviewTest_template2

Review TestSubject: Digital Test training course review

2023-04-18

Prepared By: Beatrice Pradarelli

…………………………………………………………………………………………………………………………………………………

What are the different usages of the UI_report window?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

Test program development

What are the 4 first steps when developing a test program?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What represent the tester channel associated to a device pin?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

How the timing of a pin is described (2 elements)?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What represent a line in a test pattern?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What kind of test can be implemented in a test flow?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What is the purpose of a bad bin?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

3/4

Page 4: ReviewTest_template2

Review TestSubject: Digital Test training course review

2023-04-18

Prepared By: Beatrice Pradarelli

Debug

Which tools can be used to debug a failing test?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

Explain how to proceed to diagnose failures with only the pattern debugger………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

Characterization

What is the purpose of characterization?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

What is the shmoo plot?………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………

4/4