msp430f2001

SLAS491A AUGUST 2005 REVISED OCTOBER 2005

1POST OFFICE BOX 655303 DALLAS, TEXAS 75265

Low Supply Voltage Range 1.8 V to 3.6 V Ultralow-Power Consumption

Active Mode: 220 A at 1 MHz, 2.2 V Standby Mode: 0.5 A Off Mode (RAM Retention): 0.1 A

Five Power-Saving Modes Ultrafast Wake-Up From Standby Mode in

less than 1 s 16-Bit RISC Architecture, 62.5 ns

Instruction Cycle Time Basic Clock Module Configurations:

Internal Frequencies up to 16MHz with4 Calibrated Frequencies to 1%

Internal Very Low Power LF oscillator 32-kHz Crystal External Digital Clock Source

16-Bit Timer_A With Two Capture/CompareRegisters

On-Chip Comparator for Analog SignalCompare Function or Slope A/D(MSP430x20x1 only)

10-Bit, 200-ksps A/D Converter with InternalReference, Sample-and-Hold, andAutoscan. (MSP430x20x2 only)

16-Bit Sigma-Delta A/D Converter withDifferential PGA Inputs, and InternalReference (MSP430x20x3 only)

Universal Serial Interface (USI), supportingSPI and I2C(MSP430x20x2 and MSP430x20x3 only)

Brownout Detector Serial Onboard Programming,

No External Programming Voltage NeededProgrammable Code Protection bySecurity Fuse

On-Chip Emulation Logic with Spy-Bi-WireInterface

Family Members Include:MSP430F2001: 1KB + 256B Flash Memory

128B RAMMSP430F2011: 2KB + 256B Flash Memory





128B RAM Available in a 14-Pin Plastic Small-Outline

Thin Package (TSSOP), 14-Pin Plastic DualInline Package (PDIP), and 16-Pin QFN

For Complete Module Descriptions, Referto the MSP430x2xx Family Users Guide

Product Preview

descriptionThe Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuringdifferent sets of peripherals targeted for various applications. The architecture, combined with five low powermodes is optimized to achieve extended battery life in portable measurement applications. The device featuresa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency.The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1s.The MSP430x20xx series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer, and tenI/O pins. In addition the MSP430x20x1 has a versatile analog comparator. The MSP430x20x2 andMSP430x20x3 have built-in communication capability using synchronous protocols (SPI or I2C), and a 10-bitA/D converter (MSP430x20x2) or a 16-bit sigma-delta A/D converter (MSP430x20x3).Typical applications include sensor systems that capture analog signals, convert them to digital values, and thenprocess the data for display or for transmission to a host system. Stand alone RF sensor front end is anotherarea of application.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright 2005 Texas Instruments Incorporated ! "#$ ! %#&'" ($)(#"! " !%$""! %$ *$ $! $! !#$!!(( +,) (#" %"$!!- ($! $"$!!', "'#($$!- '' %$$!)


2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

AVAILABLE OPTIONSPACKAGED DEVICES

TA PLASTIC14-PIN TSSOP(PW)

PLASTIC14-PIN DIP

(N)

PLASTIC16-PIN QFN

(RSA)

40C to 85C

MSP430F2001IPWMSP430F2011IPWMSP430F2002IPWMSP430F2012IPWMSP430F2003IPWMSP430F2013IPW

MSP430F2001INMSP430F2011INMSP430F2002INMSP430F2012INMSP430F2003INMSP430F2013IN

MSP430F2001IRSAMSP430F2011IRSAMSP430F2002IRSAMSP430F2012IRSAMSP430F2003IRSAMSP430F2013IRSA

Product Preview

device pinout, MSP430x20x1

1

432

14

111213

765

89

10

1 14

2

3

4 9

10

11

12

6 7

15

TEST/SBWTCK

VCC VSS

XOUT/P2.7XIN/P2.6/TA1

RST/NMI/SBWTDIOP1.7/CAOUT/CA7/TDO/TDIP1.6/TA1/CA6/TDI/TCLKP1.5/TA0/CA5/TMS

P1.3/CAOUT/CA3P1.2/TA1/CA2P1.1/TA0/CA1

P1.0/TACLK/ACLK/CA0

P1.4/SMCLK/CA4/TCK

PW or N PACKAGE(TOP VIEW)

RSA PACKAGE(TOP VIEW)

V CC

V SS

NC

NC

P1.3/CAOUT/CA3

P1.2/TA1/CA2

P1.1/TA0/CA1

P1.0/TACLK/ACLK/CA0

TEST/SBWTCK

XOUT/P2.7

XIN/P2.6/TA1

RST/NMI/SBWTDIO

P1.7

/CAO

UT/C

A7/T

DO/T

DI

P1.6

/TA1

/CA6

/TDI

/TCL

K

P1.4

/SM

CLK/

CA4/

TCK

P1.5

/TA0

/CA5

/TM

S




1

432

14

111213

765

89

10

1 14

2

3

4 9

10

11

12

6 7

15

TEST/SBWTCK

VCC VSS


RST/NMI/SBWTDIOP1.7/A7/SDI/SDA/TDO/TDIP1.6/TA1/A6/SDO/SCL/TDI/TCLKP1.5/TA0/A5/SCLK/TMS

P1.3/ADC10CLK/A3/VREF/VeREFP1.2/TA1/A2P1.1/TA0/A1

P1.0/TACLK/ACLK/A0

P1.4/SMCLK/A4/VREF+/VeREF+/TCK



DV C

C

DV S

S

AVCC

AVSS

P1.3/ADC10CLK/A3/VREF/VeREF

P1.2/TA1/A2

P1.1/TA0/A1

P1.0/TACLK/ACLK/A0

TEST/SBWTCK

XOUT/P2.7

XIN/P2.6/TA1

RST/NMI/SBWTDIO

P1.7

/A7/

SDI/S

DA/T

DO/T

DI

P1.6

/TA1

/A6/

SDO

/SCL

/TDI

/TCL

K

P1.4

/SM

CLK/

A4/V

REF+

/VeR

EF+/

TCK

P1.5

/TA0

/A5/

SCLK

/TM

S




1

432

14

111213

765

89

10

1 14

2

3

4 9

10

11

12

6 7

15

TEST/SBWTCK

VCC VSS


RST/NMI/SBWTDIOP1.7/A3/SDI/SDA/TDO/TDIP1.6/TA1/A3+/SDO/SCL/TDI/TCLKP1.5/TA0/A2/SCLK/TMS

P1.3/VREF/A1P1.2/TA1/A1+/A4P1.1/TA0/A0/A4+

P1.0/TACLK/ACLK/A0+

P1.4/SMCLK/A2+/TCK



DV C

C

DV S

S

AVCC

AVSS

P1.3/VREF/A1

P1.2/TA1/A1+/A4

P1.1/TA0/A0/A4+

P1.0/TACLK/ACLK/A0+

TEST/SBWTCK

XOUT/P2.7

XIN/P2.6/TA1

RST/NMI/SBWTDIO

P1.7

/A3

/SDI

/SDA

/TDO

/TDI

P1.6

/TA1

/A3+

/SDO

/SCL

/TDI

/TCL

K

P1.4

/SM

CLK/

A2+/

TCK

P1.5

/TA0

/A2

/SCL

K/TM

S



functional block diagram, MSP430x20x1

Basic ClockSystem+

RAM

128B128B

BrownoutProtection

RST/NMI

VCC VSS

MCLK

SMCLK

WatchdogWDT+

15/16Bit

Timer_A2

2 CCRegisters

16MHzCPU

incl. 16Registers

Emulation(2BP)

XOUT

JTAGInterface

Flash

2kB1kB

ACLK

XIN

Port P1

8 I/OInterrupt

capability,pullup/down

resistors

Comparator_A+

8 channelinput mux

P1.x & JTAG8 2

Port P2

2 I/OInterrupt


resistors

MDB

MAB

SpyBi Wire

P2.x &XIN/XOUT

NOTE: See port schematics section for detailed I/O information.


Basic ClockSystem+

RAM

128B128B

BrownoutProtection

RST/NMI

VCC VSS

MCLK

SMCLK

WatchdogWDT+

15/16Bit

Timer_A2

2 CCRegisters

16MHzCPU

incl. 16Registers

Emulation(2BP)

XOUT

JTAGInterface

Flash

2kB1kB

ACLK

XIN

Port P1

8 I/OInterrupt


resistors

ADC10

10bit8 ChannelsAutoscan

DTC

P1.x & JTAG8 2

Port P2

2 I/OInterrupt


resistors

MDB

MAB

USI

UniversalSerial

InterfaceSPI, I2CSpyBi Wire

P2.x &XIN/XOUT





Basic ClockSystem+

RAM

128B128B

BrownoutProtection

RST/NMI

VCC VSS

MCLK

SMCLK

WatchdogWDT+

15/16Bit

Timer_A2

2 CCRegisters

16MHzCPU

incl. 16Registers

Emulation(2BP)

XOUT

JTAGInterface

Flash

2kB1kB

ACLK

XIN

Port P1

8 I/OInterrupt


resistors

SD16_A

16bitSigma

Delta A/DConverter

P1.x & JTAG8 2

Port P2

2 I/OInterrupt


resistors

MDB

MAB

USI

UniversalSerial

InterfaceSPI, I2CSpyBi Wire

P2.x &XIN/XOUT




Terminal Functions, MSP430x20x1TERMINAL

NAMEPW, or N RSA

I/O DESCRIPTIONNAMENO. NO.

I/O DESCRIPTION

P1.0/TACLK/ACLK/CA0 2 1 I/O General-purpose digital I/O pinTimer_A, clock signal TACLK inputACLK signal ouputComparator_A+, CA0 input

P1.1/TA0/CA1 3 2 I/O General-purpose digital I/O pinTimer_A, capture: CCI0A input, compare: Out0 outputComparator_A+, CA1 input

P1.2/TA1/CA2 4 3 I/O General-purpose digital I/O pinTimer_A, capture: CCI1A input, compare: Out1 outputComparator_A+, CA2 input

P1.3/CAOUT/CA3 5 4 I/O General-purpose digital I/O pinComparator_A+, output / CA3 input

P1.4/SMCLK/C4/TCK 6 5 I/O General-purpose digital I/O pinSMCLK signal outputComparator_A+, CA4 inputJTAG test clock, input terminal for device programming and test

P1.5/TA0/CA5/TMS 7 6 I/O General-purpose digital I/O pinTimer_A, compare: Out0 outputComparator_A+, CA5 inputJTAG test mode select, input terminal for device programming and test

P1.6/TA1/CA6/TDI/TCLK 8 7 I/O General-purpose digital I/O pinTimer_A, compare: Out1 outputComparator_A+, CA6 inputJTAG test data input or test clock input during programming and test

P1.7/CAOUT/CA7/TDO/TDI 9 8 I/O General-purpose digital I/O pinComparator_A+, output / CA7 inputJTAG test data output terminal or test data input during programming andtest

XIN/P2.6/TA1 13 12 I/O Input terminal of crystal oscillatorGeneral-purpose digital I/O pinTimer_A, compare: Out1 output

XOUT/P2.7 12 11 I/O Output terminal of crystal oscillatorGeneral-purpose digital I/O pin

RST/NMI/SBWTDIO 10 9 I Reset or nonmaskable interrupt inputSpy-Bi-Wire test data input/output during programming and test

TEST/SBWTCK 11 10 I Selects test mode for JTAG pins on Port1. The device protection fuse isconnected to TEST.Spy-Bi-Wire test clock input during programming and test

VCC 1 16 Supply voltageVSS 14 14 Ground referenceNC NA 13, 15 Not connectedQFN Pad NA Package

PadNA QFN package pad connection to VSS recommended.

TDO or TDI is selected via JTAG instruction.NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection

to this pad after reset.




NAMEPW, or N RSA


I/O DESCRIPTION

P1.0/TACLK/ACLK/A0 2 1 I/O General-purpose digital I/O pinTimer_A, clock signal TACLK inputACLK signal ouputADC10 analog input A0

P1.1/TA0/A1 3 2 I/O General-purpose digital I/O pinTimer_A, capture: CCI0A input, compare: Out0 outputADC10 analog input A1

P1.2/TA1/A2 4 3 I/O General-purpose digital I/O pinTimer_A, capture: CCI1A input, compare: Out1 outputADC10 analog input A2

P1.3/ADC10CLK/A3/VREF/VeREF

5 4 I/O General-purpose digital I/O pinADC10 conversion clock outputADC10 analog input A3Input for negative external reference voltage/negative internal referencevoltage output

P1.4/SMCLK/A4/VREF+/VeREF+/TCK

6 5 I/O General-purpose digital I/O pinSMCLK signal outputADC10 analog input A4Input for positive external reference voltage/positive internal referencevoltage outputJTAG test clock, input terminal for device programming and test

P1.5/TA0/A5/SCLK/TMS 7 6 I/O General-purpose digital I/O pinTimer_A, compare: Out0 outputADC10 analog input A5USI: external clock input in SPI or I2C mode; clock output in SPI modeJTAG test mode select, input terminal for device programming and test

P1.6/TA1/A6/SDO/SCL/TDI/TCLK 8 7 I/O General-purpose digital I/O pinTimer_A, capture: CCI1B input, compare: Out1 outputADC10 analog input A6USI: Data output in SPI mode; I2C clock in I2C modeJTAG test data input or test clock input during programming and test

P1.7/A7/SDI/SDA/TDO/TDI 9 8 I/O General-purpose digital I/O pinADC10 analog input A7USI: Data input in SPI mode; I2C data in I2C modeJTAG test data output terminal or test data input during programming andtest





VCC 1 NA Supply voltageVSS 14 NA Ground reference



Terminal Functions, MSP430x20x2 (Continued)TERMINAL

NAMEPW, or N RSA


I/O DESCRIPTION

DVCC NA 16 Digital supply voltageAVCC NA 15 Analog supply voltageDVSS NA 14 Digital ground referenceAVSS NA 13 Analog ground referenceQFN Pad NA Package





NAMEPW, or N RSA


I/O DESCRIPTION

P1.0/TACLK/ACLK/A0+ 2 1 I/O General-purpose digital I/O pinTimer_A, clock signal TACLK inputACLK signal ouputSD16_A positive analog input A0

P1.1/TA0/A0/A4+ 3 2 I/O General-purpose digital I/O pinTimer_A, capture: CCI0A input, compare: Out0 outputSD16_A negative analog input A0SD16_A positive analog input A4

P1.2/TA1/A1+/A4 4 3 I/O General-purpose digital I/O pinTimer_A, capture: CCI1A input, compare: Out1 outputSD16_A positive analog input A1SD16_A negative analog input A4

P1.3/VREF/A1 5 4 I/O General-purpose digital I/O pinInput for an external reference voltage/internal reference voltage output(can be used as mid-voltage)SD16_A negative analog input A1

P1.4/SMCLK/A2+/TCK 6 5 I/O General-purpose digital I/O pinSMCLK signal outputSD16_A positive analog input A2JTAG test clock, input terminal for device programming and test

P1.5/TA0/A2/SCLK/TMS 7 6 I/O General-purpose digital I/O pinTimer_A, compare: Out0 outputSD16_A negative analog input A2USI: external clock input in SPI or I2C mode; clock output in SPI modeJTAG test mode select, input terminal for device programming and test

P1.6/TA1/A3+/SDO/SCL/TDI/TCLK 8 7 I/O General-purpose digital I/O pinTimer_A, capture: CCI1B input, compare: Out1 outputSD16_A positive analog input A3USI: Data output in SPI mode; I2C clock in I2C modeJTAG test data input or test clock input during programming and test

P1.7/A3/SDI/SDA/TDO/TDI 9 8 I/O General-purpose digital I/O pinSD16_A negative analog input A3USI: Data input in SPI mode; I2C data in I2C modeJTAG test data output terminal or test data input during programming andtest



Terminal Functions, MSP430x20x3 (Continued)TERMINAL

NAMEPW, or N RSA


I/O DESCRIPTION





VCC 1 NA Supply voltageVSS 14 NA Ground referenceDVCC NA 16 Digital supply voltageAVCC NA 15 Analog supply voltageDVSS NA 14 Digital ground referenceAVSS NA 13 Analog ground referenceQFN Pad NA Package




General-Purpose Register

Program Counter

Stack Pointer

Status Register

Constant Generator




PC/R0

SP/R1

SR/CG1/R2

CG2/R3

R4

R5

R12

R13



R6

R7



R8

R9



R10

R11



R14

R15



short-form descriptionCPU

The MSP430 CPU has a 16-bit RISC architecturethat is highly transparent to the application. Alloperations, other than program-flow instructions,are performed as register operations inconjunction with seven addressing modes forsource operand and four addressing modes fordestination operand.The CPU is integrated with 16 registers thatprovide reduced instruction execution time. Theregister-to-register operation execution time isone cycle of the CPU clock.Four of the registers, R0 to R3, are dedicated asprogram counter, stack pointer, status register,and constant generator respectively. Theremaining registers are general-purposeregisters.Peripherals are connected to the CPU using data,address, and control buses, and can be handledwith all instructions.

instruction setThe instruction set consists of 51 instructions withthree formats and seven address modes. Eachinstruction can operate on word and byte data.Table 1 shows examples of the three types ofinstruction formats; the address modes are listedin Table 2.

Table 1. Instruction Word Formats

Dual operands, source-destination e.g. ADD R4,R5 R4 + R5 > R5Single operands, destination only e.g. CALL R8 PC >(TOS), R8> PCRelative jump, un/conditional e.g. JNE Jump-on-equal bit = 0

Table 2. Address Mode DescriptionsADDRESS MODE S D SYNTAX EXAMPLE OPERATION

Register MOV Rs,Rd MOV R10,R11 R10 > R11Indexed MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5)> M(6+R6)

Symbolic (PC relative) MOV EDE,TONI M(EDE) > M(TONI)Absolute MOV &MEM,&TCDAT M(MEM) > M(TCDAT)Indirect MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10) > M(Tab+R6)Indirect

autoincrement MOV @Rn+,Rm MOV @R10+,R11M(R10) > R11R10 + 2> R10

Immediate MOV #X,TONI MOV #45,TONI #45 > M(TONI)NOTE: S = source D = destination



operating modesThe MSP430 has one active mode and five software selectable low-power modes of operation. An interruptevent can wake up the device from any of the five low-power modes, service the request and restore back tothe low-power mode on return from the interrupt program.The following six operating modes can be configured by software: Active mode AM;

All clocks are active

Low-power mode 0 (LPM0); CPU is disabled

ACLK and SMCLK remain active. MCLK is disabled Low-power mode 1 (LPM1);

CPU is disabledACLK and SMCLK remain active. MCLK is disabledDCOs dc-generator is disabled if DCO not used in active mode


MCLK and SMCLK are disabledDCOs dc-generator remains enabledACLK remains active


MCLK and SMCLK are disabledDCOs dc-generator is disabledACLK remains active


ACLK is disabledMCLK and SMCLK are disabledDCOs dc-generator is disabledCrystal oscillator is stopped



interrupt vector addressesThe interrupt vectors and the power-up starting address are located in the address range of 0FFFFh0FFC0h.The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.If the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g. flash is not programmed) the CPU willgo into LPM4 immediately after power-up.

INTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPT WORD ADDRESS PRIORITYPower-up

External resetWatchdog Timer+Flash key violation

PC out-of-range (see Note 1)

PORIFGRSTIFGWDTIFG

KEYV(see Note 2)

Reset 0FFFEh 31, highest

NMIOscillator fault

Flash memory access violation

NMIIFGOFIFG

ACCVIFG(see Notes 2 & 4)

(non)-maskable,(non)-maskable,(non)-maskable

0FFFCh 30

0FFFAh 290FFF8h 28

Comparator_A+ (MSP430x20x1 only) CAIFG (see Note 3) maskable 0FFF6h 27Watchdog Timer+ WDTIFG maskable 0FFF4h 26

Timer_A2 TACCR0 CCIFG (see Note 3) maskable 0FFF2h 25

Timer_A2 TACCR1 CCIFG.TAIFG (see Notes 2 & 3) maskable 0FFF0h 24

0FFEEh 230FFECh 22

ADC10 (MSP430x20x2 only) ADC10IFG (see Note 3) maskable

SD16_A (MSP430x20x3 only)SD16CCTL0 SD16OVIFG,

SD16CCTL0 SD16IFG(see Notes 2 & 3)

maskable0FFEAh 21

USI(MSP430x20x2, MSP430x20x3 only)

USIIFG, USISTTIFG(see Notes 2 & 3) maskable 0FFE8h 20

I/O Port P2(two flags)

P2IFG.6 to P2IFG.7(see Notes 2 & 3) maskable 0FFE6h 19

I/O Port P1(eight flags)

P1IFG.0 to P1IFG.7(see Notes 2 & 3) maskable 0FFE4h 18

0FFE2h 17

0FFE0h 16

(see Note 5) 0FFDEh ... 0FFC0h 15 ... 0, lowestNOTES: 1. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h01FFh).

2. Multiple source flags3. Interrupt flags are located in the module4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.5. The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if

necessary.



special function registersMost interrupt and module enable bits are collected into the lowest address space. Special function register bitsnot allocated to a functional purpose are not physically present in the device. Simple software access is providedwith this arrangement.

interrupt enable 1 and 2

7 6 5 4 0

OFIE WDTIE3 2 1

rw-0 rw-0 rw-0

Address0h NMIIEACCVIE

rw-0

WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timeris configured in interval timer mode.

OFIE: Oscillator fault enableNMIIE: (Non)maskable interrupt enableACCVIE: Flash access violation interrupt enable

7 6 5 4 03 2 1Address01h

interrupt flag register 1 and 2

7 6 5 4 0

OFIFG WDTIFG3 2 1

rw-0 rw-1 rw-(0)

Address02h NMIIFG

rw-(0)RSTIFG

rw-(1)PORIFG

WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation.Reset on VCC power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator faultRSTIFG: External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on VCC

power-upPORIFG: Power-On Reset interrupt flag. Set on VCC power-up.NMIIFG: Set via RST/NMI-pin

7 6 5 4 03 2 1Address03h

Legend rw:rw-0,1:

Bit can be read and written.Bit can be read and written. It is Reset or Set by PUC.Bit can be read and written. It is Reset or Set by POR.rw-(0,1):SFR bit is not present in device



memory organization

MSP430F200x MSP430F201xMemoryMain: interrupt vectorMain: code memory

SizeFlashFlash

1KB Flash0FFFFh0FFC0h0FFFFh0FC00h

2KB Flash0FFFFh0FFC0h0FFFFh0F800h

Information memory SizeFlash

256 Byte010FFh 01000h

256 Byte010FFh 01000h

RAM Size 128 Byte027Fh 0200h

128 Byte027Fh 0200h

Peripherals 16-bit8-bit

8-bit SFR

01FFh 0100h0FFh 010h

0Fh 00h

01FFh 0100h0FFh 010h

0Fh 00h

flash memoryThe flash memory can be programmed via the Spy-Bi-Wire/JTAG port, or in-system by the CPU. The CPU canperform single-byte and single-word writes to the flash memory. Features of the flash memory include: Flash memory has n segments of main memory and four segments of information memory (A to D) of 64

bytes each. Each segment in main memory is 512 bytes in size. Segments 0 to n may be erased in one step, or each segment may be individually erased. Segments A to D can be erased individually, or as a group with segments 0n.

Segments A to D are also called information memory. Segment A contains calibration data. After reset segment A is protected against programming and erasing.

It can be unlocked but care should be taken not to erase this segment if the device-specific calibration datais required.



peripheralsPeripherals are connected to the CPU through data, address, and control busses and can be handled usingall instructions. For complete module descriptions, refer to the MSP430x2xx Family Users Guide.

oscillator and system clockThe clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystaloscillator, an internal very low power, low frequency oscillator and an internal digitally-controlled oscillator(DCO). The basic clock module is designed to meet the requirements of both low system cost and low-powerconsumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 s. The basicclock module provides the following clock signals: Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator. Main clock (MCLK), the system clock used by the CPU. Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

DCO Calibration Data (provided from factory in flash info memory segment A)DCO Frequency Calibration Register Size Address

1 MHz CALBC1_1MHz byte 010FFh1 MHzCALDCO_1MHz byte 010FEh

8 MHz CALBC1_8MHz byte 010FDh8 MHzCALDCO_8MHz byte 010FCh

12 MHz CALBC1_12MHz byte 010FBh12 MHzCALDCO_12MHz byte 010FAh

16 MHz CALBC1_16MHz byte 010F9h16 MHzCALDCO_16MHz byte 010F8h

brownoutThe brownout circuit is implemented to provide the proper internal reset signal to the device during power onand power off.

digital I/OThere is one 8-bit I/O port implementedport P1and two bits of I/O port P2: All individual I/O bits are independently programmable. Any combination of input, output, and interrupt condition is possible. Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2. Read/write access to port-control registers is supported by all instructions. Each I/O has an individually programmable pull-up/pull-down resistor.

WDT+ watchdog timerThe primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after asoftware problem occurs. If the selected time interval expires, a system reset is generated. If the watchdogfunction is not needed in an application, the module can be disabled or configured as an interval timer and cangenerate interrupts at selected time intervals.



timer_A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiplecapture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.

Timer_A2 Signal Connections (MSP43020x1 only)Input

Pin NumberDevice

Input SignalModule

Input NameModuleBlock

ModuleOutput Signal

OutputPin Number

PW, N RSA PW, N RSA2 - P1.0 1 - P1.0 TACLK TACLK

ACLK ACLKTimer NASMCLK SMCLK Timer NA

2 - P1.0 1 - P1.0 TACLK INCLK3 - P1.1 2 - P1.1 TA0 CCI0A 3 - P1.1 2 - P1.1

ACLK (internal) CCI0BCCR0 TA0

7 - P1.5 6 - P1.5VSS GND

CCR0 TA0

VCC VCC4 - P1.2 3 - P1.2 TA1 CCI1A 4 - P1.2 3 - P1.2

CAOUT (internal) CCI1BCCR1 TA1

8 - P1.6 7 - P1.6VSS GND

CCR1 TA113 - P2.6 12 - P2.6

VCC VCC

Timer_A2 Signal Connections (MSP430F20x2, MSP430F20x3)Input

Pin NumberDevice

Input SignalModule

Input NameModuleBlock

ModuleOutput Signal

OutputPin Number

PW, N RSA PW, N RSA2 - P1.0 1 - P1.0 TACLK TACLK

ACLK ACLKTimer NASMCLK SMCLK Timer NA

2 - P1.0 1 - P1.0 TACLK INCLK3 - P1.1 2 - P1.1 TA0 CCI0A 3 - P1.1 2 - P1.17 - P1.5 6 - P1.5 ACLK (internal) CCI0B

CCR0 TA07 - P1.5 6 - P1.5

VSS GNDCCR0 TA0

VCC VCC4 - P1.2 3 - P1.2 TA1 CCI1A 4 - P1.2 3 - P1.28 - P1.6 7 - P1.6 TA1 CCI1B

CCR1 TA18 - P1.6 7 - P1.6

VSS GNDCCR1 TA1

13 - P2.6 12 - P2.6VCC VCC

comparator_A+ (MSP430x20x1 only)The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions,battery-voltage supervision, and monitoring of external analog signals.



USI (MSP430x20x2 and MSP430x20x3 only)The universal serial interface (USI) module is used for serial data communication and provides the basichardware for synchronous communication protocols like SPI and I2C.

ADC10 (MSP430x20x2 only)The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SARcore, sample select control, reference generator and data transfer controller, or DTC, for automatic conversionresult handling allowing ADC samples to be converted and stored without any CPU intervention.

SD16_A (MSP430x20x3 only)The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bitsigma-delta core and reference generator. In addition to external analog inputs, an internal VCC sense andtemperature sensor are also available.



peripheral file mapPERIPHERALS WITH WORD ACCESS

ADC10 (MSP430x20x2 only) ADC control 0ADC control 1ADC memory

ADC10CTL0ADC10CTL0ADC10MEM

01B0h01B2h01B4h

SD16_A (MSP430x20x3 only) General ControlChannel 0 ControlInterrupt vector word registerChannel 0 conversion memory

SD16CTLSD16CCTL0SD16IVSD16MEM0

0100h0102h0110h0112h

Timer_A Capture/compare registerCapture/compare registerTimer_A registerCapture/compare controlCapture/compare controlTimer_A controlTimer_A interrupt vector

TACCR1TACCR0TARTACCTL1TACCTL0TACTLTAIV

0174h0172h0170h0164h0162h0160h012Eh

Flash Memory Flash control 3Flash control 2Flash control 1

FCTL3FCTL2FCTL1

012Ch012Ah0128h

Watchdog Timer+ Watchdog/timer control WDTCTL 0120hPERIPHERALS WITH BYTE ACCESS

ADC10 (MSP430x20x2 only) Analog enable ADC10AE 04AhSD16_A (MSP430x20x3 only) Channel 0 Input Control

Analog EnableSD16INCTL0SD16AE

0B0h0B7h

USI(MSP430x20x2 andMSP430x20x3 only)

USI control 0USI control 1USI clock controlUSI bit counterUSI shift register

USICTL0USICTL1USICKCTLUSICNTUSISR

078h079h07Ah07Bh07Ch

Comparator_A+(MSP430x20x1 only)

Comparator_A+ port disableComparator_A+ control 2Comparator_A+ control 1

CAPDCACTL2CACTL1

05Bh05Ah059h

Basic Clock System+ Basic clock system control 3Basic clock system control 2Basic clock system control 1DCO clock frequency control

BCSCTL3BCSCTL2BCSCTL1DCOCTL

053h058h057h056h

Port P2 Port P2 resistor enablePort P2 selectionPort P2 interrupt enablePort P2 interrupt edge selectPort P2 interrupt flagPort P2 directionPort P2 outputPort P2 input

P2RENP2SELP2IEP2IESP2IFGP2DIRP2OUTP2IN

02Fh02Eh02Dh02Ch02Bh02Ah029h028h

Port P1 Port P1 resistor enablePort P1 selectionPort P1 interrupt enablePort P1 interrupt edge selectPort P1 interrupt flagPort P1 directionPort P1 outputPort P1 input

P1RENP1SELP1IEP1IESP1IFGP1DIRP1OUTP1IN

027h026h025h024h023h022h021h020h

Special Function SFR interrupt flag 2SFR interrupt flag 1SFR interrupt enable 2SFR interrupt enable 1

IFG2IFG1IE2IE1

003h002h001h000h



absolute maximum ratingsVoltage applied at VCC to VSS 0.3 V to 4.1 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Voltage applied to any pin (see Note 2) 0.3 V to VCC+0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Diode current at any device terminal 2 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage temperature, Tstg (unprogrammed device, see Note 3) 55C to 150C. . . . . . . . . . . . . . . . . . . . . . . . Storage temperature, Tstg (programmed device, see Note 3) 40C to 85C. . . . . . . . . . . . . . . . . . . . . . . . . . .

NOTES: 1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommendedoperating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devicereliability.

2. All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltageis applied to the TEST pin when blowing the JTAG fuse.

3. Higher temperature may be applied during board soldering process according to the current JEDEC JSTD020 specification withpeak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

recommended operating conditionsMIN NOM MAX UNITS

Supply voltage during program execution, VCC 1.8 3.6 VSupply voltage during program/erase flash memory, VCC 2.2 3.6 VSupply voltage, VSS 0 VOperating free-air temperature range, TA 40 85 C

VCC = 1.8 V,Duty Cycle = 50% 10% dc 6

Processor frequency fSYSTEM (Maximum MCLK frequency)VCC = 2.7 V,Duty Cycle = 50% 10% dc 12 MHz

VCC 3.3 V,Duty Cycle = 50% 10% dc 16

NOTES: 1. The MSP430 CPU is clocked directly with MCLK.Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

2. Modules might have a different maximum input clock specification. Refer to the specification of the respective module in thisdatasheet.

6 MHz

12 MHz

16 MHz

1.8 V 2.2 V 2.7 V 3.3 V 3.6 V

Supply Voltage V

Syst

emFr

eque

ncy

M

Hz

Supply voltage range,during flash memoryprogramming

Supply voltage range,during program execution

Legend:

NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum VCC of 2.2 V.

Figure 1. Save Operating Area



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted)active mode supply current (into VCC) excluding external current (see Notes 1 and 2)

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

IAM, 1MHzActive mode (AM)

fDCO = fMCLK = fSMCLK = 1MHz, fACLK = 32,768Hz,Program executes in flash,BCSCTL1 = CALBC1_1MHz,

2.2 V 220 270AIAM, 1MHz

Active mode (AM)current (1MHz) BCSCTL1 = CALBC1_1MHz,DCOCTL = CALDCO_1MHz,

CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 03 V 300 370

A

IAM, 1MHzActive mode (AM)

fDCO = fMCLK = fSMCLK = 1MHz, fACLK = 32,768Hz,Program executes in RAM,BCSCTL1 = CALBC1_1MHz,

2.2 V 190AIAM, 1MHz

Active mode (AM)current (1MHz) BCSCTL1 = CALBC1_1MHz,DCOCTL = CALDCO_1MHz,

CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 03 V 260

A

IAM, 4kHzActive mode (AM)

fMCLK = fSMCLK = fACLK = 32,768Hz/8 = 4,096Hz,fDCO = 0Hz,Program executes in flash,

2.2 V 1.2 3AIAM, 4kHz

Active mode (AM)current (4kHz)

DCOProgram executes in flash,SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11,CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0

3 V 1.6 4A

IAM,100kHzActive mode (AM)

fMCLK = fSMCLK = fDCO(0, 0) 100kHz, fACLK = 0Hz,Program executes in flash,

2.2 V 37 50AIAM,100kHz

Active mode (AM)current (100kHz)

Program executes in flash,RSELx = 0, DCOx = 0,CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 1 3 V 40 55

A

NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.2. The currents are characterized with a Micro Crystal CC4VT1A SMD cyrstal with a load capacitance of 9 pF.

The internal and external load capacitance is chosen to closely match the required 9pF.

typical characteristics active mode supply current (into VCC)

0.0

1.0

2.0

3.0

4.0

5.0

1.5 2.0 2.5 3.0 3.5 4.0VCC Supply Voltage V

Act

ive

Mod

e Cu

rren

t m

A

Figure 2. Active mode current vs VCC, TA = 25C

fDCO = 1 MHz

fDCO = 8 MHz

fDCO = 12 MHz

fDCO = 16 MHz

0.0

1.0

2.0

3.0

4.0

0.0 4.0 8.0 12.0 16.0fDCO DCO Frequency MHz

Act

ive

Mod

e Cu

rren

t m

A

Figure 3. Active mode current vs DCO frequency

TA = 25 C

TA = 85 C

VCC = 2.2 V

VCC = 3 V

TA = 25 C

TA = 85 C



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)low power mode supply currents (into VCC) excluding external current (see Notes 1 and 2)


ILPM0, 1MHzLow-power mode0 (LPM0) current,

fMCLK = 0MHz,fSMCLK = fDCO = 1MHz,fACLK = 32,768Hz,

2.2 V 65 80

AILPM0, 1MHz 0 (LPM0) current,see Note 3

fACLK = 32,768Hz,BCSCTL1 = CALBC1_1MHz,DCOCTL = CALDCO_1MHz,CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0

3 V 85 100

A

ILPM0, 100kHzLow-power mode0 (LPM0) current,

fMCLK = 0MHz,fSMCLK = fDCO(0, 0) 100kHz,fACLK = 0Hz,

2.2 V 37 48AILPM0, 100kHz 0 (LPM0) current,

see Note 3

SMCLK DCO(0, 0)fACLK = 0Hz,RSELx = 0, DCOx = 0,CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1

3 V 41 52A

ILPM2Low-power mode1 (LPM2) current,

fMCLK = fSMCLK = 0MHz, fDCO = 1MHz, fACLK = 32,768Hz,BCSCTL1 = CALBC1_1MHz,

2.2 V 22 29AILPM2 1 (LPM2) current,

see Note 4

ACLKBCSCTL1 = CALBC1_1MHz,DCOCTL = CALDCO_1MHz,CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0

3 V 25 32A

TA = 40C 0.7 1.2

Low-power mode fDCO = fMCLK = fSMCLK = 0MHz,TA = 25C 2.2 V 0.7 1.0

ILPM3,LFXT1

Low-power mode3 (LPM3) current,

fDCO = fMCLK = fSMCLK = 0MHz,fACLK = 32,768Hz, TA = 85C

2.2 V1.4 2.3

AILPM3,LFXT13 (LPM3) current,see Note 4

fACLK = 32,768Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1,OSCOFF = 0

TA = 40C 0.9 1.2A

see Note 4 CPUOFF = 1, SCG0 = 1, SCG1 = 1,OSCOFF = 0 TA = 25C 3 V 0.9 1.2

TA = 85C3 V

1.6 2.8TA = 40C 0.4 0.7

Low-power mode fDCO = fMCLK = fSMCLK = 0MHz,TA = 25C 2.2 V 0.5 0.7

ILPM3,VLO

Low-power mode3 current, (LPM3)

fDCO = fMCLK = fSMCLK = 0MHz,fACLK from internal LF oscillator (VLO), TA = 85C

2.2 V1.0 1.6

AILPM3,VLO3 current, (LPM3)see Note 4

fACLK from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1,OSCOFF = 0

TA = 40C 0.5 0.9A

see Note 4 CPUOFF = 1, SCG0 = 1, SCG1 = 1,OSCOFF = 0 TA = 25C 3 V 0.6 0.9

TA = 85C3 V

1.3 1.8

Low-power mode fDCO = fMCLK = fSMCLK = 0MHz,f = 32,768Hz, TA = 40C 0.1 0.5

ILPM4Low-power mode4 (LPM4) current,see Note 5

fDCO = fMCLK = fSMCLK = 0MHz,fACLK = 32,768Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, TA = 25C 2.2 V/3 V 0.1 0.5 AILPM4 4 (LPM4) current,

see Note 5 CPUOFF = 1, SCG0 = 1, SCG1 = 1,OSCOFF = 1 TA = 85C2.2 V/3 V

0.8 1.5A

NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.2. The currents are characterized with a Micro Crystal CC4VT1A SMD crystal with a load capacitance of 9 pF.

The internal and external load capacitance is chosen to closely match the required 9pF.3. Current for brownout and WDT clocked by SMCLK included.4. Current for brownout and WDT clocked by ACLK included.5. Current for brownout included.



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)Schmitt-trigger inputs Ports P1 and P2


Positive-going input threshold0.45 0.75 VCC

VIT+Positive-going input thresholdvoltage 2.2 V 1.00 1.65 V

VIT+ voltage3 V 1.35 2.25

V

Negative-going input threshold0.25 0.55 VCC

VITNegative-going input thresholdvoltage 2.2 V 0.55 1.20 V

VIT voltage3 V 0.75 1.65

V

VhysInput voltage hysteresis (VIT+ 2.2 V 0.2 1.0 VVhys Input voltage hysteresis (VIT+ VIT) 3 V 0.3 1.0 V

RPull Pull-up/pull-down resistorFor pull-up: VIN = VSS;For pull-down: VIN = VCC

20 35 50 k

CI Input Capacitance VIN = VSS or VCC 5 pF

inputs Ports P1 and P2PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

t(int) External interrupt timingPort P1, P2: P1.x to P2.x, Externaltrigger puls width to set interruptflag, (see Note 1)

2.2 V/3 V 20 ns

NOTES: 1. An external signal sets the interrupt flag every time the minimum interrupt puls width t(int) is met. It may be set even with trigger signalsshorter than t(int).

leakage current Ports P1 and P2PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

Ilkg(Px.x) High-impedance leakage current see Notes 1 and 2 2.2 V/3 V 50 nANOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pull-up/pull-down resistor isdisabled.



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)outputs Ports P1 and P2

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNITI(OHmax) = 1.5 mA (see Notes 1) 2.2 V VCC0.25 VCC

VOHHigh-level output I(OHmax) = 6 mA (see Notes 2) 2.2 V VCC0.6 VCC VVOHHigh-level outputvoltage I(OHmax) = 1.5 mA (see Notes 1) 3 V VCC0.25 VCC

Vvoltage

I(OHmax) = 6 mA (see Notes 2) 3 V VCC0.6 VCCI(OLmax) = 1.5 mA (see Notes 1) 2.2 V VSS VSS+0.25

VOLLow-level output I(OLmax) = 6 mA (see Notes 2) 2.2 V VSS VSS+0.6 VVOLLow-level outputvoltage I(OLmax) = 1.5 mA (see Notes 1) 3 V VSS VSS+0.25

V

I(OLmax) = 6 mA (see Notes 2) 3 V VSS VSS+0.6NOTES: 1. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed 12 mA to hold the maximum

voltage drop specified.2. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed 48 mA to hold the maximum

voltage drop specified.

output frequency Ports P1 and P2PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

fPx.yPort output frequency P1.4/SMCLK, CL = 20 pF, RL = 1 kOhm 2.2 V 10 MHzfPx.yPort output frequency(with load)

P1.4/SMCLK, CL = 20 pF, RL = 1 kOhm(see Note 1 and 2) 3 V 12 MHz

fPort_CLK Clock output frequencyP2.0/ACLK, P1.4/SMCLK, CL = 20 pF 2.2 V 12 MHzfPort_CLK Clock output frequencyP2.0/ACLK, P1.4/SMCLK, CL = 20 pF(see Note 2) 3 V 16 MHz

NOTES: 1. A resistive divider with 2 times 0.5 k between VCC and VSS is used as load. The output is connected to the center tap of the divider.2. The output voltage reaches at least 10% and 90% VCC at the specified toggle frequency.



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)typical characteristics outputs

Figure 4VOL Low-Level Output Voltage V

0.0

5.0

10.0

15.0

20.0

25.0

30.0

0.0 0.5 1.0 1.5 2.0 2.5

VCC = 2.2 VP1.7

TYPICAL LOW-LEVEL OUTPUT CURRENTvs

LOW-LEVEL OUTPUT VOLTAGE

TA = 25C

TA = 85C

OL

I

Ty

pica

l Low

-Lev

el O

utpu

t Cur

rent

m

A

Figure 5VOL Low-Level Output Voltage V

0.0

10.0

20.0

30.0

40.0

50.0

0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5

VCC = 3 VP1.7

TYPICAL LOW-LEVEL OUTPUT CURRENTvs

LOW-LEVEL OUTPUT VOLTAGE

TA = 25C

TA = 85C

OL

I

Ty

pica

l Low

-Lev

el O

utpu

t Cur

rent

m

A

Figure 6VOH High-Level Output Voltage V

25.0

20.0

15.0

10.0

5.0

0.0

0.0 0.5 1.0 1.5 2.0 2.5

VCC = 2.2 VP1.7

TYPICAL HIGH-LEVEL OUTPUT CURRENTvs

HIGH-LEVEL OUTPUT VOLTAGE

TA = 25C

TA = 85C

OH

I

Ty

pica

l Hig

h-Le

vel O

utpu

t Cur

rent

m

A

Figure 7VOH High-Level Output Voltage V

50.0

40.0

30.0

20.0

10.0

0.0

0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5

VCC = 3 VP1.7

TYPICAL HIGH-LEVEL OUTPUT CURRENTvs

HIGH-LEVEL OUTPUT VOLTAGE

TA = 25C

TA = 85C

OH

I

Ty

pica

l Hig

h-Le

vel O

utpu

t Cur

rent

m

A

NOTE: One output loaded at a time.



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)POR/brownout reset (BOR) (see Notes 1 and 2)

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNITVCC(start) (see Figure 8) dVCC/dt 3 V/s 0.7 V(B_IT) VV(B_IT) (see Figure 8 through Figure 10) dVCC/dt 3 V/s 1.71 VVhys(B_IT) (see Figure 8) dVCC/dt 3 V/s 70 130 180 mVtd(BOR) (see Figure 8) 2000 s

t(reset)Pulse length needed at RST/NMI pinto accepted reset internally 2.2 V/3 V 2 s

NOTES: 1. The current consumption of the brownout module is already included in the ICC current consumption data. The voltage level V(B_IT)+ Vhys(B_IT) is 1.8V.

2. During power up, the CPU begins code execution following a period of td(BOR) after VCC = V(B_IT) + Vhys(B_IT). The defaultDCO settings must not be changed until VCC VCC(min), where VCC(min) is the minimum supply voltage for the desired operating frequency.

0

1

t d(BOR)

VCC

V(B_IT)

Vhys(B_IT)

VCC(start)

Figure 8. POR/Brownout Reset (BOR) vs Supply Voltage



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)typical characteristics POR/brownout reset (BOR)

VCC(drop)

VCC3 V

tpw

0

0.5

1

1.5

2

0.001 1 1000

Typical Conditions

1 ns 1 nstpw Pulse Width s

V CC(

drop

) V

tpw Pulse Width s

VCC = 3 V

Figure 9. VCC(drop) Level With a Square Voltage Drop to Generate a POR/Brownout SignalVCC

0

0.5

1

1.5

2

VCC(drop)

tpw

tpw Pulse Width s

V CC(

drop

) V

3 V

0.001 1 1000 tf trtpw Pulse Width s

tf = tr

Typical ConditionsVCC = 3 V

Figure 10. VCC(drop) Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)main DCO characteristics

All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14overlaps RSELx = 15.

DCO control bits DCOx have a step size as defined by parameter SDCO. Modulation control bits MODx select how often fDCO(RSEL,DCO+1) is used within the period of 32 DCOCLK

cycles. The frequency fDCO(RSEL,DCO) is used for the remaining cycles. The frequency is an average equalto:

DCO frequencyPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

RSELx < 14 1.8 3.6 VVcc Supply voltage range RSELx = 14 2.2 3.6 VVcc Supply voltage range

RSELx = 15 3.0 3.6 VfDCO(0,0) DCO frequency (0, 0) RSELx = 0, DCOx = 0, MODx = 0 2.2 V/3 V 0.06 0.14 MHzfDCO(0,3) DCO frequency (0, 3) RSELx = 0, DCOx = 3, MODx = 0 2.2 V/3 V 0.07 0.17 MHzfDCO(1,3) DCO frequency (1, 3) RSELx = 1, DCOx = 3, MODx = 0 2.2 V/3 V 0.10 0.20 MHzfDCO(2,3) DCO frequency (2, 3) RSELx = 2, DCOx = 3, MODx = 0 2.2 V/3 V 0.14 0.28 MHzfDCO(3,3) DCO frequency (3, 3) RSELx = 3, DCOx = 3, MODx = 0 2.2 V/3 V 0.20 0.40 MHzfDCO(4,3) DCO frequency (4, 3) RSELx = 4, DCOx = 3, MODx = 0 2.2 V/3 V 0.28 0.54 MHzfDCO(5,3) DCO frequency (5, 3) RSELx = 5, DCOx = 3, MODx = 0 2.2 V/3 V 0.39 0.77 MHzfDCO(6,3) DCO frequency (6, 3) RSELx = 6, DCOx = 3, MODx = 0 2.2 V/3 V 0.54 1.06 MHzfDCO(7,3) DCO frequency (7, 3) RSELx = 7, DCOx = 3, MODx = 0 2.2 V/3 V 0.80 1.50 MHzfDCO(8,3) DCO frequency (8, 3) RSELx = 8, DCOx = 3, MODx = 0 2.2 V/3 V 1.10 2.10 MHzfDCO(9,3) DCO frequency (9, 3) RSELx = 9, DCOx = 3, MODx = 0 2.2 V/3 V 1.60 3.00 MHzfDCO(10,3) DCO frequency (10, 3) RSELx = 10, DCOx = 3, MODx = 0 2.2 V/3 V 2.50 4.30 MHzfDCO(11,3) DCO frequency (11, 3) RSELx = 11, DCOx = 3, MODx = 0 2.2 V/3 V 3.00 5.50 MHzfDCO(12,3) DCO frequency (12, 3) RSELx = 12, DCOx = 3, MODx = 0 2.2 V/3 V 4.30 7.30 MHzfDCO(13,3) DCO frequency (13, 3) RSELx = 13, DCOx = 3, MODx = 0 2.2 V/3 V 6.00 9.60 MHzfDCO(14,3) DCO frequency (14, 3) RSELx = 14, DCOx = 3, MODx = 0 2.2 V/3 V 8.60 13.9 MHzfDCO(15,3) DCO frequency (15, 3) RSELx = 15, DCOx = 3, MODx = 0 3 V 12.0 18.5 MHzfDCO(15,7) DCO frequency (15, 7) RSELx = 15, DCOx = 7, MODx = 0 3 V 16.0 26.0 MHzSRSEL

Frequency step betweenrange RSEL and RSEL+1 SRSEL = fDCO(RSEL+1,DCO)/fDCO(RSEL,DCO) 2.2 V/3 V 1.55

ratioSDCO

Frequency step betweentap DCO and DCO+1 SDCO = fDCO(RSEL,DCO+1)/fDCO(RSEL,DCO) 2.2 V/3 V 1.05 1.08 1.12

ratio

Duty Cycle Measured at P1.4/SMCLK 2.2 V/3 V 40 50 60 %



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)calibrated DCO frequencies tolerance at calibration

PARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNITFrequency tolerance at calibration 25C 3 V 1 0.2 +1 %

fCAL(1MHz) 1MHz calibration valueBCSCTL1= CALBC1_1MHz;DCOCTL = CALDCO_1MHzGating time: 5ms

25C 3 V 0.990 1 1.010 MHz


25C 3 V 7.920 8 8.080 MHz


25C 3 V 11.88 12 12.12 MHz


25C 3 V 15.84 16 16.16 MHz

calibrated DCO frequencies tolerance over temperature 0C +85CPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT

1 MHz tolerance over temperature 0C +85C 3.0 V 2.5 0.5 +2.5 %8 MHz tolerance over temperature 0C +85C 3.0 V 2.5 1.0 +2.5 %12 MHz tolerance over temperature 0C +85C 3.0 V 2.5 1.0 +2.5 %16 MHz tolerance over temperature 0C +85C 3.0 V 3.0 2.0 +3.0 %

BCSCTL1= CALBC1_1MHz; 2.2 V 0.970 1 1.030 MHzfCAL(1MHz) 1MHz calibration value

BCSCTL1= CALBC1_1MHz;DCOCTL = CALDCO_1MHzGating time: 5ms

0C +85C 3.0 V 0.975 1 1.025 MHzfCAL(1MHz) 1MHz calibration value DCOCTL = CALDCO_1MHzGating time: 5ms

0 C +85 C3.6 V 0.970 1 1.030 MHz




0 C +85 C3.6 V 7.600 8 8.240 MHz




0 C +85 C3.6 V 11.70 12 12.30 MHz

fCAL(16MHz) 16MHz calibration valueBCSCTL1= CALBC1_16MHz;DCOCTL = CALDCO_16MHz 0C +85C

3.0 V 15.52 16 16.48 MHzfCAL(16MHz) 16MHz calibration value DCOCTL = CALDCO_16MHz

Gating time: 2ms0C +85C

3.6 V 15.00 16 16.48 MHz



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)calibrated DCO frequencies tolerance over supply voltage VCCPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT1 MHz tolerance over VCC 25C 1.8 V 3.6 V 2.5 2 +2.5 %8 MHz tolerance over VCC 25C 1.8 V 3.6 V 2.5 2 +2.5 %12 MHz tolerance over VCC 25C 2.2 V 3.6 V 2.5 2 +2.5 %16 MHz tolerance over VCC 25C 3.0 V 3.6 V 3 2 +3 %


25C 1.8 V 3.6 V 0.970 1 1.030 MHz


25C 1.8 V 3.6 V 7.760 8 8.240 MHz


25C 2.2 V 3.6 V 11.64 12 12.36 MHz


25C 3.0 V 3.6 V 15.00 16 16.48 MHz

calibrated DCO frequencies overall tolerancePARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT1 MHz tolerance overall 40C +85C 1.8 V 3.6 V 5 2 +5 %8 MHz tolerance overall 40C +85C 1.8 V 3.6 V 5 2 +5 %12 MHz tolerance overall 40C +85C 2.2 V 3.6 V 5 2 +5 %16 MHz tolerance overall 40C +85C 3.0 V 3.6 V 6 3 +6 %


40C +85C 1.8 V 3.6 V 0.950 1 1.050 MHz


40C +85C 1.8 V 3.6 V 7.600 8 8.400 MHz


40C +85C 2.2 V 3.6 V 11.40 12 12.60 MHz


40C +85C 3.0 V 3.6 V 15.00 16 17.00 MHz



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)typical characteristics calibrated 1MHz DCO frequency

TA Temperature C

0.97

0.98

0.99

1.00

1.01

1.02

1.03

50.0 25.0 0.0 25.0 50.0 75.0 100.0

Freq

uenc

y

MHz

Figure 11. Calibrated 1 MHz Frequency vs. Temperature

VCC = 1.8 V

VCC = 2.2 VVCC = 3.0 V

VCC = 3.6 V

VCC Supply Voltage V

0.97

0.98

0.99

1.00

1.01

1.02

1.03

1.5 2.0 2.5 3.0 3.5 4.0

Freq

uenc

y

MHz

Figure 12. Calibrated 1 MHz Frequency vs. VCC

TA = 40 C

TA = 25 C

TA = 85 C



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)wake-up from lower power modes (LPM3/4)

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNITBCSCTL1= CALBC1_1MHz;DCOCTL = CALDCO_1MHz 2.2 V/3 V 2

tDCO,LPM3/4DCO clock wake-up time fromLPM3/4

BCSCTL1= CALBC1_8MHz;DCOCTL = CALDCO_8MHz 2.2 V/3 V 1.5

stDCO,LPM3/4 LPM3/4(see Note 1) BCSCTL1= CALBC1_12MHz;DCOCTL = CALDCO_12MHz 2.2 V/3 V 1

s

BCSCTL1= CALBC1_16MHz;DCOCTL = CALDCO_16MHz 3 V 1

tCPU,LPM3/4CPU wake-up time from LPM3/4(see Note 2)

1/fMCLK +tClock,LPM3/4

NOTES: 1. The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g. port interrupt) to the first clock edgeobservable externally on a clock pin (MCLK or SMCLK).

2. Parameter applicable only if DCOCLK is used for MCLK.

typical characteristics DCO clock wake-up time from LPM3/4

DCO Frequency MHz

0.10

1.00

10.00

0.10 1.00 10.00

DCO

Wak

e Ti

me

us

Figure 13. Clock wake-up time from LPM3 vs DCO frequency

RSELx = 0...11RSELx = 12...15



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)crystal oscillator, LFXT1, low frequency modes (see Note 4)


fLFXT1,LFLFXT1 oscillator crystalfrequency, LF mode 0, 1 XTS = 0, LFXT1Sx = 0 or 1 1.8 V 3.6 V 32,768 Hz

fLFXT1,LF,logicLFXT1 oscillator logic levelsquare wave input frequency,LF mode

XTS = 0, LFXT1Sx = 3 1.8 V 3.6 V 10,000 32,768 50,000 Hz

OALFOscillation Allowance for LF

XTS = 0, LFXT1Sx = 0;fLFXT1,LF = 32,768 kHz,CL,eff = 6 pF

500 k

OALFOscillation Allowance for LFcrystals XTS = 0, LFXT1Sx = 0;

fLFXT1,LF = 32,768 kHz,CL,eff = 12 pF

200 k

Integrated effective LoadXTS = 0, XCAPx = 0 1 pF

CL,effIntegrated effective LoadCapacitance, LF mode

XTS = 0, XCAPx = 1 5.5 pFCL,eff Capacitance, LF mode(see Note 1) XTS = 0, XCAPx = 2 8.5 pF(see Note 1)

XTS = 0, XCAPx = 3 11 pF

Duty Cycle LF modeXTS = 0, Measured atP1.4/ACLK, fLFXT1,LF = 32,768Hz

2.2 V/3 V 30 50 70 %

fFault,LFOsc. fault frequency threshold,LF mode (see Note 3)

XTS = 0, LFXT1Sx = 3(see Note 2) 2.2 V/3 V 10 10,000 Hz

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2pF per pin).Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.

2. Measured with logic level input frequency but also applies to operation with crystals.3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.

Frequencies in between might set the flag.4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.

Keep as short of a trace as possible between the device and the crystal. Design a good ground plane around the oscillator pins. Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT. Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins. Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins. If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins. Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other

documentation. This signal is no longer required for the serial programming adapter.

internal very low power, low frequency oscillator (VLO)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

fVLO VLO frequency 2.2 V/3 V 4 12 20 kHzdfVLO/dT VLO frequency temperature drift (see Note 1) 2.2 V/3 V 0.5 %/C

dfVLO/dVCCVLO frequency supply voltagedrift TA = 25C (see Note 2) 1.8V...3.6V 4 %/V

NOTES: 1. Calculated using the box method: (MAX(40...85C) MIN(40...85C))/MIN(40...85C)/(85C (40C))2. Calculated using the box method: (MAX(1.8...3.6V) MIN(1.8...3.6V))/MIN(1.8...3.6V)/(3.6V 1.8V)



electrical characteristics over recommended ranges of supply voltage and operating free-airtemperature (unless otherwise noted) (continued)Timer_A


fTA Timer_A clock frequencyInternal: SMCLK, ACLK;External: TACLK, INCLK;

2.2 V 10MHzfTA Timer_A clock frequency External: TACLK, INCLK;

Duty Cycle = 50% 10% 3 V 16MHz

tTA,cap Timer_A, capture timing TA0, TA1 2.2 V/3 V 20 ns

USI, Universal Serial Interface (MSP430x20x2, MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

fUSI USI clock frequencyExternal: SCLK;Duty Cycle = 50% 10%;

2.2 V 10MHzfUSI USI clock frequency Duty Cycle = 50% 10%;

SPI Slave Mode 3 V 16MHz

VOL,I2CLow-level output voltage on SDAand SCL

USI module in I2C modeI(OLmax) = 1.5 mA 2.2 V/3 V VSS VSS+0.4 V

typical characteristics USI low-level output voltage on SDA and SCL (MSP430x20x2, MSP430x20x3 only)

Figure 14. USI Low-Level Output Voltage vs.Output Current

VOL Low-Level Output Voltage V

0.0

1.0

2.0

3.0

4.0

5.0

0.0 0.2 0.4 0.6 0.8 1.0

VCC = 2.2 V

TA = 25C

OL

I

Lo

w-L

evel

Out

put C

urre

nt

mA

TA = 85C

Figure 15. USI Low-Level Output Voltage vs.Output Current

VOL Low-Level Output Voltage V

0.0

1.0

2.0

3.0

4.0

5.0

0.0 0.2 0.4 0.6 0.8 1.0

VCC = 3 V TA = 25C

OL

I

Lo

w-L

evel

Out

put C

urre

nt

mA

TA = 85C



MSP430x20x1 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted)Comparator_A+ (see Note 1, MSP430x20x1 only)


I(DD) CAON=1, CARSEL=0, CAREF=02.2 V 25 40

AI(DD) CAON=1, CARSEL=0, CAREF=0 3 V 45 60 A

I(Refladder/RefDiode)CAON=1, CARSEL=0, CAREF=1/2/3,

2.2 V 30 50AI(Refladder/RefDiode) CAREF=1/2/3,

no load at P1.0/CA0 and P1.1/CA1 3 V 45 71A

V(IC) Common-mode input voltage CAON=1 2.2 V/3 V 0 VCC1 V

V(Ref025)Voltage @ 0.25 VCC node

VCC

PCA0=1, CARSEL=1, CAREF=1,no load at P1.0/CA0 and P1.1/CA1 2.2 V/3 V 0.23 0.24 0.25

V(Ref050)Voltage @ 0.5VCC node

VCC

PCA0=1, CARSEL=1, CAREF=2,no load at P1.0/CA0 and P1.1/CA1 2.2 V/3 V 0.47 0.48 0.5

V(RefVT) (see Figure 19 and Figure 20)PCA0=1, CARSEL=1, CAREF=3,no load at P1.0/CA0 and P1.1/CA1,

2.2 V 390 480 540mVV(RefVT) (see Figure 19 and Figure 20) no load at P1.0/CA0 and P1.1/CA1,

TA = 85C 3 V 400 490 550mV

V(offset) Offset voltage See Note 2 2.2 V/3 V 30 30 mVVhys Input hysteresis CAON=1 2.2 V/3 V 0 0.7 1.4 mV

TA = 25C, Overdrive 10 mV,Without filter: CAF=0

2.2 V 80 165 300ns

t(response) Response time

Without filter: CAF=0(see Note 3, Figure 16 andFigure 17) 3 V 70 120 240

ns

t(response) Response time(lowhigh and highlow) TA = 25C, Overdrive 10 mV,With filter: CAF=1

2.2 V 1.4 1.9 2.8sWith filter: CAF=1(see Note 3, Figure 16 and

Figure 17) 3 V 0.9 1.5 2.2s

NOTES: 1. The leakage current for the Comparator_A+ terminals is identical to Ilkg(Px.x) specification.2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements.

The two successive measurements are then summed together.3. Response time measured at P1.3/CAOUT.



MSP430x20x1 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)

_

+

CAON

0

1

V+0

1

CAF

Low Pass Filter

2.0 s

To InternalModules

Set CAIFGFlag

CAOUTV

VCC1

0 V

0

Figure 16. Block Diagram of Comparator_A+ Module

Overdrive VCAOUT

t(response)V+

V

400 mV

Figure 17. Overdrive Definition

CASHORT

1

Comparator_A+CASHORT = 1

CA1CA0

VIN+

IOUT = 10A

Figure 18. Comparator_A+ Short Resistance Test Condition



MSP430x20x1 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)typical characteristics Comparator_A+ (MSP430x20x1 only)

TA Free-Air Temperature C

400

450

500

550

600

650

45 25 5 15 35 55 75 95

VCC = 3 V

Figure 19. V(RefVT) vs Temperature, VCC = 3 V

V (REF

VT)

Re

fere

nce

Volts

m

V

Typical

Figure 20. V(RefVT) vs Temperature, VCC = 2.2 VTA Free-Air Temperature C

400

450

500

550

600

650

45 25 5 15 35 55 75 95

VCC = 2.2 V

V (REF

VT)

Re

fere

nce

Volts

m

V

Typical

VIN/VCC Normalized Input Voltage V/V

1.00

10.00

100.00

0.0 0.2 0.4 0.6 0.8 1.0

Shor

t Res

ista

nce

kO

hms

Figure 21. Short Resistance vs VIN/VCC

VCC = 1.8V

VCC = 3.6V

VCC = 2.2V

VCC = 3.0V



MSP430x20x2 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)10-bit ADC, power supply and input range conditions (see Note 1, MSP430x20x2 only)

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNITVCC Analog supply voltage range VSS = 0 V 2.2 3.6 V

VAxAnalog input voltage range(see Note 2)

All Ax terminals.Analog inputs selected in ADC10AEregister.

0 VCC V

IADC10ADC10 supply current

fADC10CLK = 5.0 MHzADC10ON = 1, REFON = 0

2.2 V 0.52 1.05mAIADC10

ADC10 supply current(see Note 3)

ADC10ON = 1, REFON = 0ADC10SHT0 = 1, ADC10SHT1 = 0,ADC10DIV = 0 3 V 0.6 1.2

mA

IREF+Reference supply current,reference buffer disabled

fADC10CLK = 5.0 MHzADC10ON = 0,

REF2_5V=0 2.2 V/3 V0.25 0.4

mAIREF+ reference buffer disabled(see Note 4)

ADC10ON = 0, REFON = 1,REFOUT = 0 REF2_5V=1 3 V

0.25 0.4mA

IREFBReference buffer supply current

fADC10CLK = 5.0 MHzADC10ON = 0, REFON = 1,

ADC10SR=0 2.2 V/3 V 1.1 1.4 mAIREFB

Reference buffer supply current(see Note 4) REFON = 1,REF2_5V = 0

REFOUT = 1ADC10SR=1 2.2 V/3 V 0.46 0.55 mA

CI Input capacitanceOnly one terminal Ax selected at atime 27 pF

RI Input MUX ON resistance 0V VAx VCC 2.2 V/3 V 2000 NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.

2. The analog input voltage range must be within the selected reference voltage range VR+ to VR for valid conversion results.3. The internal reference supply current is not included in current consumption parameter IADC10.4. The internal reference current is supplied via terminal VCC. Consumption is independent of the ADC10ON control bit, unless a

conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



MSP430x20x2 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)10-bit ADC, built-in voltage reference (MSP430x20x2 only)


Positive built-in reference analogIVREF+ 1mA, REF2_5V=0 2.2 VCC

VCC,REF+Positive built-in reference analogsupply voltage range IVREF+ 0.5mA, REF2_5V=1 VREF++0.15 VCC VVCC,REF+ supply voltage range

IVREF+ 1mA, REF2_5V=1 VREF++0.15 VCCV

VREF+ Positive built-in reference voltageIVREF+ IVREF+max, REF2_5V=0 2.2 V/3 V 1.41 1.5 1.59 VVREF+ Positive built-in reference voltage IVREF+ IVREF+max, REF2_5V=1 3 V 2.35 2.5 2.65 V

ILD,VREF+ Maximum VREF+ load current2.2 V 0.5

mAILD,VREF+ Maximum VREF+ load current 3 V 1 mA

VREF+ load regulation

IVREF+ = 500 A +/ 100 AAnalog input voltage VAx 0.75 V; REF2_5V=0

2.2 V/3 V 2 LSB

VREF+ load regulation IVREF+ = 500 A 100 AAnalog input voltage VAx 1.25 V;REF2_5V=1

3 V 2 LSB

VREF+ load regulation response time

IVREF+ =100A900A,VAx 0.5 x VREF+

ADC10SR=0 3 V 400nsVREF+ load regulation response time VAx 0.5 x VREF+

Error of conversionresult 1 LSB

ADC10SR=1 3V 2000ns

CVREF+Max. capacitance at pin VREF+(see Note 1)

IVREF+ 1mA,REFON=1, REFOUT=1 2.2 V/3 V 100 pF

TCREF+ Temperature coefficientIVREF+ = const. with0 mA IVREF+ 1 mA

2.2 V/3 V 100 ppm/C

tREFONSettling time of internal referencevoltage (see Note 2)

IVREF+ = 0.5 mA, REF2_5V=0REFON = 0 1 3.6 V 30

tREFBURSTSettling time of reference buffer

IVREF+ = 0.5 mA,REF2_5V=0,

ADC10SR=0 2.2 V 1 stREFBURST

Settling time of reference buffer(see Note 2)

REF2_5V=0,REFON = 1,REFBURST = 1 ADC10SR=1 2.2 V 2.5

NOTES: 1. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/VREF+/VeREF+ (REFOUT=1),must be limited; the reference buffer may become unstable otherwise.

2. The condition is that the error in a conversion started after tREFON or tRefBuf is less than 0.5 LSB.



MSP430x20x2 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)10-bit ADC, external reference (see Note 1, MSP430x20x2 only)


VeREF+Positive external reference input

VeREF+ > VeREFSREF1 = 1, SREF0 = 0 1.4 VCC V

VeREF+Positive external reference inputvoltage range (see Note 2) VeREF VeREF+ VCC 0.15V

SREF1 = 1, SREF0 = 1 (see Note 3) 1.4 3.0 V

VeREFNegative external reference inputvoltage range (see Note 4) VeREF+ > VeREF 0 1.2 V

VeREFDifferential external reference inputvoltage rangeVeREF = VeREF+ VeREF

VeREF+ > VeREF (see Note 5) 1.4 VCC V

IVeREF+ Static input current into VeREF+

0V VeREF+ VCC, SREF1 = 1, SREF0 = 0 2.2 V/3 V 1 A

IVeREF+ Static input current into VeREF+ 0V VeREF+ VCC 0.15V 3VSREF1 = 1, SREF0 = 1 (see Note 3) 2.2 V/3 V 0 A

IVeREF Static input current into VeREF 0V VeREF VCC 2.2 V/3 V 1 ANOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, CI, is also

the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow therecommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reducedaccuracy requirements.

3. Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffersupply current IREFB. The current consumption can be limited to the sample and conversion period with REBURST = 1.

4. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reducedaccuracy requirements.

5. The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be appliedwith reduced accuracy requirements.



MSP430x20x2 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)10-bit ADC, timing parameters (MSP430x20x2 only)


fADC10CLK ADC10 input clock frequency

For specifiedperformance of

ADC10SR=0 2.2 V/3 V 0.45 6.3MHzfADC10CLK ADC10 input clock frequency

performance ofADC10 linearityparameters ADC10SR=1 2.2 V/3 V 0.45 1.5

MHz

fADC10OSC ADC10 built-in oscillator frequencyADC10DIVx=0, ADC10SSELx = 0fADC10CLK = fADC10OSC

2.2 V/3 V 3.7 6.3 MHz

tCONVERT Conversion time

ADC10 built-in oscillator,ADC10SSELx = 0fADC10CLK = fADC10OSC

2.2 V/3 V 2.06 3.51 s

tCONVERT Conversion timefADC10CLK from ACLK, MCLK orSMCLK: ADC10SSELx 0

13ADC10DIV

1/fADC10CLKs

tADC10ON Turn on settling time of the ADC (see Note 1) 100 nsNOTES: 1. The condition is that the error in a conversion started after tADC10ON is less than 0.5 LSB. The reference and input signal are already

settled.

10-bit ADC, linearity parameters (MSP430x20x2 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

EI Integral linearity error 2.2 V/3 V 1 LSBED Differential linearity error 2.2 V/3 V 1 LSBEO Offset error Source impedance RS < 100 , 2.2 V/3 V 1 LSBEG Gain error 2.2 V/3 V 1.1 2 LSBET Total unadjusted error 2.2 V/3 V 2 5 LSB



MSP430x20x2 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)10-bit ADC, temperature sensor and built-in VMID (MSP430x20x2 only)


ISENSORTemperature sensor supply REFON = 0, INCHx = 0Ah, 2.2 V 40 120

AISENSORTemperature sensor supplycurrent (see Note 1)

REFON = 0, INCHx = 0Ah,TA = 25C 3 V 60 160

A

TCSENSORADC10ON = 1, INCHx = 0Ah(see Notes 2, 3) 2.2 V/3 V 3.44 3.55 3.66 mV/C

VOffset,Sensor Sensor offset voltageADC10ON = 1, INCHx = 0Ah(see Notes 2, 3) 100 100 mVTemperature sensor voltageat TA = 85C

2.2 V/3 V TBD TBD TBD

VSensorSensor output voltage(see Note 4)

Temperature sensor voltageat TA = 25C

2.2 V/3 V TBD TBD TBD mV(see Note 4)Temperature sensor voltageat TA = 0C (see Note 2) 2.2 V/3 V 935 985 1035

tSensor(sample)Sample time required ifchannel 10 is selected (seeNote 5)

ADC10ON = 1, INCHx = 0Ah,Error of conversion result 1 LSB 2.2 V/3 V 30 s

IVMIDCurrent into divider at channel

ADC10ON = 1, INCHx = 0Bh,2.2 V NA

AIVMIDCurrent into divider at channel11 (see Note 6) ADC10ON = 1, INCHx = 0Bh, 3 V NA A

VMID VCC divider at channel 11ADC10ON = 1, INCHx = 0Bh, 2.2 V 1.06 1.1 1.14

VVMID VCC divider at channel 11ADC10ON = 1, INCHx = 0Bh,VMID is 0.5 x VCC 3 V 1.46 1.5 1.54

V

tVMID(sample)Sample time required ifchannel 11 is selected (see ADC10ON = 1, INCHx = 0Bh,

2.2 V 1400nstVMID(sample) channel 11 is selected (see

Note 7)ADC10ON = 1, INCHx = 0Bh,Error of conversion result 1 LSB 3 V 1220

ns

Not production tested, limits characterizedNOTES: 1. The sensor current ISENSOR is consumed if (ADC10ON = 1 and REFON = 1), or (ADC10ON=1 and INCH=0Ah and sample signal

is high). When REFON = 1, ISENSOR is included in IREF+. When REFON = 0, ISENSOR applies during conversion of the temperaturesensor input (INCH = 0Ah).

2. Not production tested, limits characterized.3. The following formula can be used to calculate the temperature sensor output voltage:

VSensor,typ = TCSensor ( 273 + T [C] ) + VOffset,sensor [mV] orVSensor,typ = TCSensor T [C] + VSensor(TA = 0C) [mV]

4. Results based on characterization and/or production test, not TCSensor or VOffset,sensor.5. The typical equivalent impedance of the sensor is 51 k. The sample time required includes the sensor-on time tSENSOR(on).6. No additional current is needed. The VMID is used during sampling.7. The on-time tVMID(on) is included in the sampling time tVMID(sample); no additional on time is needed.



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted)SD16_A, power supply and recommended operating conditions (MSP430x20x3 only)


AVCC Analog supply voltage rangeAVCC = DVCC = VCCAVSS = DVSS = VSS = 0V

2.5 3.6 V

SD16LP = 0, GAIN: 1,2 3 V 730 1050SD16LP = 0,fSD16 = 1 MHz,SD16OSR = 256

GAIN: 4,8,16 3 V 810 1150

ISD16Analog supply current including internal reference

fSD16 = 1 MHz,SD16OSR = 256 GAIN: 32 3 V 1160 1700 AISD16

Analog supply current including internal reference SD16LP = 1,

fSD16 = 0.5 MHz,GAIN: 1 3 V 720 1030

A

fSD16 = 0.5 MHz,SD16OSR = 256 GAIN: 32 3 V 810 1150

fSD16 SD16 input clock frequency

SD16LP = 0(Low power mode disabled) 3 V 0.03 1 1.1

MHzfSD16 SD16 input clock frequency SD16LP = 1(Low power mode enabled) 3 V 0.03 0.5

MHz

SD16_A, input range (MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

VID,FSRDifferential full scale input voltage

Bipolar Mode, SD16UNI = 0 (VREF/2)/GAIN+(VREF/2)/

GAIN mVVID,FSR

Differential full scale input voltagerange (see Note 1)

Unipolar Mode, SD16UNI = 1 0 +(VREF/2)/GAIN mVSD16GAINx=1 500

Differential input voltage rangeSD16GAINx=2 250

VIDDifferential input voltage rangefor specified performance SD16REFON=1

SD16GAINx=4 125mVVID for specified performance(see Note 1)

SD16REFON=1 SD16GAINx=8 62 mV(see Note 1)SD16GAINx=16 31SD16GAINx=32 15

ZIInput impedance fSD16 = 1MHz

SD16GAINx=1 3 V 200kZI

Input impedance(one input pin to AVSS) fSD16 = 1MHz SD16GAINx=32 3 V 75 k

ZIDDifferential Input impedance fSD16 = 1MHz

SD16GAINx=1 3 V 300 400kZID

Differential Input impedance(IN+ to IN) fSD16 = 1MHz SD16GAINx=32 3 V 100 150 k

VI Absolute input voltage rangeAVSS-0.1V AVCC V

VICCommon-mode input voltagerange

AVSS-0.1V AVCC V

NOTES: 1. The analog input range depends on the reference voltage applied to VREF. If VREF is sourced externally, the full-scale rangeis defined by VFSR+ = +(VREF/2)/GAIN and VFSR = (VREF/2)/GAIN. The analog input range should not exceed 80% ofVFSR+ or VFSR.



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)SD16_A, SINAD performance (fSD16 = 1MHz, SD16OSRx = 1024, SD16REFON = 1, MSP430x20x3 only)

PARAMETER TEST CONDITIONS VCCPW, or N RSA

UNITPARAMETER TEST CONDITIONS VCCMIN TYP MIN TYP

UNIT

SD16GAINx = 1,Signal Amplitude: VIN = 500mV,Signal Frequency: fIN = 100Hz

3 V 84 85 TBD TBD


3 V 82 83 TBD TBD

SINAD1024Signal-to-Noise + Distortion Ratio


3 V 78 79 TBD TBD

dBSINAD1024Signal-to-Noise + Distortion Ratio(OSR = 1024) SD16GAINx = 8,

Signal Amplitude: VIN = 62mV,Signal Frequency: fIN = 100Hz

3 V 73 74 TBD TBD

dB


3 V 68 69 TBD TBD


3 V 62 63 TBD TBD

SD16_A, SINAD performance (fSD16 = 1MHz, SD16OSRx = 256, SD16REFON = 1, MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC

PW, or N RSAUNITPARAMETER TEST CONDITIONS VCC

MIN TYP MIN TYPUNIT


3 V 80 81 TBD TBD


3 V 74 75 TBD TBD

SINAD256Signal-to-Noise + Distortion Ratio


3 V 69 70 TBD TBD

dBSINAD256Signal-to-Noise + Distortion Ratio(OSR = 256) SD16GAINx = 8,

Signal Amplitude: VIN = 62mV,Signal Frequency: fIN = 100Hz

3 V 63 64 TBD TBD

dB


3 V 58 59 TBD TBD


3 V 52 53 TBD TBD



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)typical characteristics SD16_A SINAD performance over OSR (MSP430x20x3 only)

OSR

50.0

55.0

60.0

65.0

70.0

75.0

80.0

85.0

90.0

95.0

100.0

10.00 100.00 1000.00

SINA

D

dB

Figure 22. SINAD performance over OSR, fSD16 = 1MHz, SD16REFON = 1, SD16GAINx = 1

PW, or N

SD16_A, performance (fSD16 = 1MHz, SD16OSRx = 256, SD16REFON = 1, MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

SD16GAINx = 1 3 V 0.97 1.00 1.02SD16GAINx = 2 3 V 1.90 1.96 2.02

GSD16GAINx = 4 3 V 3.76 3.86 3.96

G Nominal Gain (see Note 1) SD16GAINx = 8 3 V 7.36 7.62 7.84Nominal Gain (see Note 1)SD16GAINx = 16 3 V 14.56 15.04 15.52SD16GAINx = 32 3 V 27.20 28.35 29.76

dG/dT Gain Temperature Drift SD16GAINx = 1 (see Note 2) 3 V 15 ppm/C

dG/dVCC Gain Supply Voltage DriftSD16GAINx = 1; VCC = 2.5V - 3.6V(see Note 3) 2.5V-3.6V 0.35 %/V

EOS Offset Error (see Note 1)SD16GAINx = 1 3 V 0.2

%FSREOS Offset Error (see Note 1) SD16GAINx = 32 3 V 1.5 %FSR

dEOS/dTOffset Error Temperature SD16GAINx = 1 3 V 4 20 ppmdEOS/dTOffset Error TemperatureCoefficient (see Note 1) SD16GAINx = 32 3 V 20 100

ppmFSR/C

CMRR Common-Mode Rejection Ratio

SD16GAINx = 1,Common-mode input signal:VID = 500 mV, fIN = 50 Hz, 100 Hz

3 V >90

dBCMRR Common-Mode Rejection Ratio SD16GAINx = 32,Common-mode input signal:VID = 16 mV, fIN = 50 Hz, 100 Hz

3 V >75

dB

PSRR Power Supply Rejection Ratio SD16GAINx = 1 3 V >80 dBNOTES: 1. Not production tested, limits characterized.

2. Calculated using the box method: (MAX(40...85C) MIN(40...85C))/MIN(40...85C)/(85C (40C))3. Calculated using the box method: (MAX(2.5...3.6V) MIN(2.5...3.6V))/MIN(2.5...3.6V)/(3.6V 2.5V)



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage andoperating free-air temperature (unless otherwise noted) (continued)SD16_A, temperature sensor (MSP430x20x3 only)

PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNITTCSensor Sensor temperature coefficient See Note 1 1.18 1.32 1.46 mV/KVOffset,Sensor Sensor offset voltage See Note 1 100 100 mV


3 V 435 475 515

VSensorSensor output voltage(see Note 3)


3 V 355 395 435 mV(see Note 3)Temperature sensor voltageat TA = 0C (see Note 1) 3 V 320 360 400

NOTES: 1. Not production tested, limits characterized.2. The following formula can be used to calculate the temperature sensor output voltage:

VSensor,typ = TCSensor ( 273 + T [C] ) + VOffset,sensor [mV] orVSensor,typ = TCSensor T [C] + VSensor(TA = 0C) [mV]

3. Results based on characterization and/or production test, not TCSensor or VOffset,sensor.

SD16_A, built-in voltage reference (MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

VREF Internal reference voltage SD16REFON = 1, SD16VMIDON = 0 3 V 1.14 1.20 1.26 VIREF Reference supply current SD16REFON = 1, SD16VMIDON = 0 3 V 190 280 ATC Temperature coefficient SD16REFON = 1, SD16VMIDON = 0 3 V 18 50 ppm/K

CREF VREF load capacitanceSD16REFON = 1, SD16VMIDON = 0(see Note 1) 100 nF

ILOAD VREF(I) maximum load current SD16REFON = 1; SD16VMIDON = 0 3 V 200 nA

tON Turn on timeSD16REFON = 0 1;SD16VMIDON = 0;CREF = 100nF

3 V 5 ms

PSRR Line regulation SD16REFON = 1; SD16VMIDON = 0 3 V 10 uV/VNOTES: 1. There is no capacitance required on VREF. However, a capacitance of at least 100nF is recommended to reduce any reference

voltage noise.

SD16_A, reference output buffer (MSP430x20x3 only)PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT

VREF,BUF Reference buffer output voltage SD16REFON = 1, SD16VMIDON = 1 3 V 1.2 V

IREF,BUFReference Supply + Referenceoutput buffer quiescent current SD16REFON = 1, SD16VMIDON = 1 3 V 385 600 A

CREF(O) Required load capacitanceon VREF SD16REFON = 1, SD16VMIDON = 1 470 nF

ILOAD,Max Maximum load current on VREF SD16REFON = 1, SD16VMIDON = 1 3 V 1 mAMaximum voltage variation vs. load current |ILOAD| = 0 to 1mA 3 V 15 +15 mV

tON Turn on ti

Documents

msp430f2001